testsuite/synth/issue1316/issue.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

library ieee;
use ieee.std_logic_1164.all;

entity issue is
end issue;

architecture beh of issue is

    procedure foo is
        variable cnt : integer;
    begin
        cnt := cnt - 1;
    end procedure;

begin
    foo;
end architecture beh;