testsuite/synth/issue1172/test_module.vhdl


1
2
3
4
5
6
7

entity test_module is
end entity test_module;

architecture rtl of test_module is
  constant CONSTANT1, CONSTANT2 : integer := 4;
begin
end architecture rtl;