aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/synth/issue1042/ent.vhdl
blob: df10edc5fee6e74a7228a2dbc908e7fe18bc2ec7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
library ieee;
use ieee.std_logic_1164.all;

entity ent is
	generic (
		VAL : real := 1.5
	);
	port (
		lt  : out std_logic;
		lte : out std_logic;
		eq  : out std_logic;
		gte : out std_logic;
		gt  : out std_logic
	);
end;

architecture a of ent is
begin
	lt  <= '1' when VAL  < 1.5 else '0';
	lte <= '1' when VAL <= 1.5 else '0';
	eq  <= '1' when VAL  = 1.5 else '0';
	gte <= '1' when VAL >= 1.5 else '0';
	gt  <= '1' when VAL  > 1.5 else '0';
end;