testsuite/synth/issue1033/ent.vhdl


1
2
3
4
5
6
7
8
9
10

library ieee;
use ieee.math_real.all;

entity ent is
end ent;

architecture a of ent is
	constant sin_val : real := sin(1.0);
begin
end a;