path: root/testsuite/synth/issue1032/syn_ent.vhdl

entity ent is
end ent;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of ent is
begin
end rtl;