blob: a846b18b9f40105af77ad8d594b34dae3e28d7db (
plain)
1
2
3
4
5
6
7
8
9
10
|
vunit assert3 (ent)
{
default clock is rising_edge(clk);
function get_nval (v : std_logic) return std_logic is
begin
return not v;
end get_nval;
-- signal nval : std_logic;
my_cond: assert always {get_nval (val); req} |=> eventually! ack;
}
|
