blob: 8cdb8f8214c7e9eb28f5b785cd493a4e0568d0cc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
library ieee;
use ieee.std_logic_1164.all;
entity and6comp is
port (i0, i1, i2, i3, i4, i5 : std_logic;
o : out std_logic);
end and6comp;
architecture behav of and6comp is
component and3 is
port (a, b, c : std_logic;
o : out std_logic);
end component;
signal t1, t2 : std_logic;
begin
a1: and3
port map (i0, i1, i2, t1);
a2: and3
port map (i3, i4, i5, t2);
o <= t1 and t2;
end behav;
|
