testsuite/synth/attr02/succ01.vhdl


1
2
3
4
5
6
7
8
9

entity succ01 is
  port (i : integer;
        o : out integer);
end succ01;

architecture behav of succ01 is
begin
  o <= integer'succ(i);
end behav;