testsuite/synth/attr02/rightof01.vhdl


1
2
3
4
5
6
7
8
9

entity rightof01 is
  port (i : integer;
        o : out integer);
end rightof01;

architecture behav of rightof01 is
begin
  o <= integer'rightof(i);
end behav;