testsuite/synth/attr02/pred01.vhdl


1
2
3
4
5
6
7
8
9

entity pred01 is
  port (i : integer;
        o : out integer);
end pred01;

architecture behav of pred01 is
begin
  o <= integer'pred(i);
end behav;