aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/gna/issue918/ent.vhdl
blob: d030acff9a636e07cdd85df0c89f55d02298d3e3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
package power is
  type voltage is range integer'low to integer'high units
    uV;
    mV = 1000 uV;
     V = 1000 mV;
    kV = 1000  V;
  end units;
end package;

use work.power.all;

entity LTC is
  generic (
    V_MIN : voltage := 0 V;
    V_MAX : voltage := voltage'high
  );
  port (
    Vin  : in  voltage range 0 V to 15 V;
    Vout : out voltage range V_MIN to V_MAX
  );
end entity;

architecture ic of LTC is
begin
  Vout <= Vin * 0.95;
end architecture;

use work.power.all;

entity board is
  port (
    Vin  : in  voltage;
    Vout : out voltage
  );
end entity;

architecture ic of board is
begin
  U1: entity work.LTC
    port map (
      Vin  => 2.5 V,
      Vout => open
    );
end architecture;