testsuite/gna/issue913/repro.vhdl


1
2
3
4
5
6
7
8
9
10
11

entity repro is
end;

use work.apackage.all;

architecture arch of repro is
  signal r : t_record;
  signal v : t_dbyte;
begin
  v <= to_hkbyte(r);
end arch;