testsuite/gna/issue747/fa.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

library ieee;
use ieee.std_logic_1164.all;

entity fa is
  port(
    a:in std_ulogic;
    b: in std_ulogic;
    ci: in std_ulogic;
    co: out std_ulogic;
    s: out std_ulogic);
end fa;

architecture fa_behave of fa is
begin
  s <= a xor b xor ci;
  co <= (a and b) or (a and ci) or (b and ci);
end fa_behave;