blob: ce989056e1e61610af439f48e471ae59975901cb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
package unbound_rec is
type UnbRecType is record
writedata: bit_vector;
end record;
end package;
use work.unbound_rec.all;
entity eut is
port (
form_sig: out UnbRecType
);
end entity;
architecture foo of eut is
begin
end architecture;
use work.unbound_rec.all;
entity eu_tb is
end entity;
architecture fum of eu_tb is
signal act_sig: UnbRecType (writedata (7 downto 0));
begin
UUT:
entity work.eut
port map (
form_sig => act_sig
);
end architecture;
|