blob: 6a27db51591de0726989c6b351971c1f0f4dff4e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
entity testcase2_testbench is
end entity testcase2_testbench;
architecture bench of testcase2_testbench is
signal clk: bit;
begin
dut: entity work.testcase2(empty) port map(clk => clk);
stimulus: process is
begin
-- Valid low and high pulses
clk <= '0';
wait for 10 ns;
clk <= '1';
wait for 10 ns;
-- Confirm that we're timing events, not transactions
clk <= '1';
wait for 5 ns;
-- Now send a short pulse to make the assertion fire
clk <= '0';
wait for 5 ns;
-- Assertion should fire here, at 30ns
clk <= '1';
wait;
end process stimulus;
end architecture bench;
|