1 2 3 4 5 6 7 8 9
entity testcase2 is port(clk: in bit); begin check: assert clk'delayed'last_event >= 10 ns; end entity testcase2; architecture empty of testcase2 is begin end empty;