testsuite/gna/issue2200/a.vhdl


1
2
3
4
5
6
7
8
9
10
11

library ieee;
use ieee.std_logic_arith.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_textio.all;

entity a is
end entity a;

architecture RTL of a is
begin
end architecture RTL;