1 2 3 4 5 6 7
entity tb is end entity; architecture h of tb is begin t:entity k't port map(0); end architecture;