testsuite/gna/issue1999/t2.vhdl


1
2
3
4
5
6
7
8
9
10

library ieee;
use ieee.numeric_bit.all;

entity t2 is
end;

architecture behav of t2 is
begin
  assert rising_edge('1');
end behav;