blob: e641cc0c615da1d0925bdc2a3649ffec2872e4f9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
Library ieee;
use ieee.std_logic_1164.all;
entity tb_top is
end entity;
architecture tb of tb_top is
signal a : std_logic;
signal clk_sys : std_logic;
begin
gen_clock_proc : process
begin
clk_sys <= '1';
wait for 5 ns;
clk_sys <= '0';
wait for 5 ns;
end process;
test_proc : process
begin
wait until rising_edge(clk_sys);
wait until rising_edge(clk_sys);
wait until rising_edge(clk_sys);
wait until rising_edge(clk_sys);
std.env.finish;
end process;
-- psl default clock is rising_edge(clk_sys);
-- psl cov_simult_a_b_c : cover {a = '1'}[*3 to 2];
end architecture tb;
|
