1 2 3 4 5 6 7 8
entity e is port (clk : std_logic); end entity; architecture a of e is begin assert rising_edge(clk); end architecture;