testsuite/gna/bug015/phys2.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14

entity tb2 is
end;

use work.physical.all;

architecture test of tb2 is
  constant CLOCK_FREQ    : FREQ    := MHz;
  procedure p (a : freq) is
  begin
  end p;
begin
  p (clock_freq);
  -- empty
end architecture;