1 2 3 4 5 6 7 8
entity err is end; architecture behav of err is signal t2 : bit; begin t0 <= '1'; end behav;