1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
|
-- Nodes recognizer for ieee.std_logic_arith.
-- Copyright (C) 2019 Tristan Gingold
--
-- GHDL is free software; you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation; either version 2, or (at your option) any later
-- version.
--
-- GHDL is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with GHDL; see the file COPYING. If not, write to the Free
-- Software Foundation, 59 Temple Place - Suite 330, Boston, MA
-- 02111-1307, USA.
with Types; use Types;
with Vhdl.Std_Package;
with Std_Names; use Std_Names;
with Vhdl.Errors; use Vhdl.Errors;
with Vhdl.Ieee.Std_Logic_1164;
package body Vhdl.Ieee.Std_Logic_Arith is
-- Unsigned and signed type definition.
Unsigned_Type : Iir := Null_Iir;
Signed_Type : Iir := Null_Iir;
type Arg_Kind is (Type_Signed, Type_Unsigned, Type_Int, Type_Log, Type_Slv);
subtype Conv_Arg_Kind is Arg_Kind range Type_Signed .. Type_Log;
type Conv_Pattern_Type is
array (Conv_Arg_Kind) of Iir_Predefined_Functions;
Conv_Uns_Patterns : constant Conv_Pattern_Type :=
(Iir_Predefined_Ieee_Std_Logic_Arith_Conv_Unsigned_Sgn,
Iir_Predefined_Ieee_Std_Logic_Arith_Conv_Unsigned_Uns,
Iir_Predefined_Ieee_Std_Logic_Arith_Conv_Unsigned_Int,
Iir_Predefined_Ieee_Std_Logic_Arith_Conv_Unsigned_Log);
Conv_Int_Patterns : constant Conv_Pattern_Type :=
(Iir_Predefined_Ieee_Std_Logic_Arith_Conv_Integer_Sgn,
Iir_Predefined_Ieee_Std_Logic_Arith_Conv_Integer_Uns,
Iir_Predefined_Ieee_Std_Logic_Arith_Conv_Integer_Int,
Iir_Predefined_Ieee_Std_Logic_Arith_Conv_Integer_Log);
Error : exception;
procedure Extract_Declarations (Pkg : Iir_Package_Declaration)
is
procedure Classify_Arg (Arg : Iir; Kind : out Arg_Kind)
is
Arg_Type : constant Iir := Get_Type (Arg);
begin
if Arg_Type = Signed_Type then
Kind := Type_Signed;
elsif Arg_Type = Unsigned_Type then
Kind := Type_Unsigned;
elsif Arg_Type = Vhdl.Std_Package.Integer_Subtype_Definition then
Kind := Type_Int;
elsif Arg_Type = Ieee.Std_Logic_1164.Std_Ulogic_Type then
Kind := Type_Log;
elsif Arg_Type = Ieee.Std_Logic_1164.Std_Logic_Vector_Type then
Kind := Type_Slv;
else
raise Error;
end if;
end Classify_Arg;
Decl : Iir;
Type_Def : Iir;
Arg1, Arg2 : Iir;
Arg1_Kind, Arg2_Kind : Arg_Kind;
function Handle_Conv (Pats : Conv_Pattern_Type)
return Iir_Predefined_Functions is
begin
if Arg2_Kind /= Type_Int then
raise Error;
end if;
return Pats (Arg1_Kind);
end Handle_Conv;
Def : Iir_Predefined_Functions;
begin
Decl := Get_Declaration_Chain (Pkg);
if Decl /= Null_Iir
and then Get_Kind (Decl) = Iir_Kind_Use_Clause
then
-- Mentor version. Don't extract and don't crash.
return;
end if;
-- The first declaration should be type Unsigned.
if not (Decl /= Null_Iir
and then Get_Kind (Decl) = Iir_Kind_Type_Declaration
and then Get_Identifier (Decl) = Name_Unsigned)
then
raise Error;
end if;
Type_Def := Get_Type_Definition (Decl);
if Get_Kind (Type_Def) /= Iir_Kind_Array_Type_Definition then
raise Error;
end if;
Unsigned_Type := Type_Def;
-- The second declaration should be type Signed.
Decl := Get_Chain (Decl);
Decl := Skip_Implicit (Decl);
if not (Decl /= Null_Iir
and then Get_Kind (Decl) = Iir_Kind_Type_Declaration
and then Get_Identifier (Decl) = Name_Signed)
then
raise Error;
end if;
Type_Def := Get_Type_Definition (Decl);
if Get_Kind (Type_Def) /= Iir_Kind_Array_Type_Definition then
raise Error;
end if;
Signed_Type := Type_Def;
-- Skip subtypes
Decl := Get_Chain (Decl);
Decl := Skip_Implicit (Decl);
while Is_Valid (Decl) loop
exit when Get_Kind (Decl) /= Iir_Kind_Subtype_Declaration;
Decl := Get_Chain (Decl);
end loop;
-- Handle functions.
while Is_Valid (Decl) loop
Def := Iir_Predefined_None;
case Get_Kind (Decl) is
when Iir_Kind_Function_Declaration =>
Arg1 := Get_Interface_Declaration_Chain (Decl);
if Is_Null (Arg1) then
raise Error;
end if;
Classify_Arg (Arg1, Arg1_Kind);
Arg2 := Get_Chain (Arg1);
if Is_Valid (Arg2) then
-- Dyadic function.
Classify_Arg (Arg2, Arg2_Kind);
case Get_Identifier (Decl) is
when Name_Conv_Unsigned =>
Def := Handle_Conv (Conv_Uns_Patterns);
when others =>
null;
end case;
else
-- Monadic function.
case Get_Identifier (Decl) is
when Name_Conv_Integer =>
Def := Conv_Int_Patterns (Arg1_Kind);
when others =>
null;
end case;
end if;
when Iir_Kind_Non_Object_Alias_Declaration
| Iir_Kind_Procedure_Declaration =>
null;
when others =>
raise Error;
end case;
Set_Implicit_Definition (Decl, Def);
Decl := Get_Chain (Decl);
end loop;
exception
when Error =>
Error_Msg_Sem (+Pkg, "package ieee.std_logic_arith is ill-formed");
end Extract_Declarations;
end Vhdl.Ieee.Std_Logic_Arith;
|
