1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
|
-- Annotations for interpreted simulation
-- Copyright (C) 2014 Tristan Gingold
--
-- GHDL is free software; you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation; either version 2, or (at your option) any later
-- version.
--
-- GHDL is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with GHDL; see the file COPYING. If not, write to the Free
-- Software Foundation, 59 Temple Place - Suite 330, Boston, MA
-- 02111-1307, USA.
with Tables;
with Simple_IO;
with Vhdl.Std_Package;
with Vhdl.Errors; use Vhdl.Errors;
with Vhdl.Utils; use Vhdl.Utils;
with Vhdl.Ieee.Std_Logic_1164;
package body Vhdl.Annotations is
procedure Annotate_Declaration_List
(Block_Info: Sim_Info_Acc; Decl_Chain: Iir);
procedure Annotate_Sequential_Statement_Chain
(Block_Info: Sim_Info_Acc; Stmt_Chain: Iir);
procedure Annotate_Concurrent_Statements_List
(Block_Info: Sim_Info_Acc; Stmt_Chain: Iir);
procedure Annotate_Block_Configuration
(Block : Iir_Block_Configuration);
procedure Annotate_Subprogram_Interfaces_Type
(Block_Info : Sim_Info_Acc; Subprg: Iir);
procedure Annotate_Subprogram_Specification
(Block_Info : Sim_Info_Acc; Subprg: Iir);
procedure Annotate_Interface_List
(Block_Info: Sim_Info_Acc; Decl_Chain: Iir; With_Types : Boolean);
procedure Annotate_Type_Definition (Block_Info: Sim_Info_Acc; Def: Iir);
-- Annotate type definition DEF only if it is anonymous.
procedure Annotate_Anonymous_Type_Definition
(Block_Info: Sim_Info_Acc; Def: Iir);
-- Add an annotation to object OBJ.
procedure Create_Object_Info (Block_Info : Sim_Info_Acc;
Obj : Iir;
Obj_Kind : Sim_Info_Kind := Kind_Object)
is
Info : Sim_Info_Acc;
begin
Block_Info.Nbr_Objects := Block_Info.Nbr_Objects + 1;
case Obj_Kind is
when Kind_Type =>
Info := new Sim_Info_Type'(Kind => Kind_Type,
Ref => Obj,
Obj_Scope => Block_Info,
Slot => Block_Info.Nbr_Objects);
when Kind_Object =>
Info := new Sim_Info_Type'(Kind => Kind_Object,
Ref => Obj,
Obj_Scope => Block_Info,
Slot => Block_Info.Nbr_Objects);
when Kind_File =>
Info := new Sim_Info_Type'(Kind => Kind_File,
Ref => Obj,
Obj_Scope => Block_Info,
Slot => Block_Info.Nbr_Objects);
when Kind_Signal =>
Info := new Sim_Info_Type'(Kind => Kind_Signal,
Ref => Obj,
Obj_Scope => Block_Info,
Slot => Block_Info.Nbr_Objects);
if not Flag_Synthesis then
-- Reserve one more slot for value, and initial driver value.
Block_Info.Nbr_Objects := Block_Info.Nbr_Objects + 2;
end if;
when Kind_Terminal =>
Info := new Sim_Info_Type'(Kind => Kind_Terminal,
Ref => Obj,
Obj_Scope => Block_Info,
Slot => Block_Info.Nbr_Objects);
when Kind_Quantity =>
Info := new Sim_Info_Type'(Kind => Kind_Quantity,
Ref => Obj,
Obj_Scope => Block_Info,
Slot => Block_Info.Nbr_Objects);
when Kind_PSL =>
Info := new Sim_Info_Type'(Kind => Kind_PSL,
Ref => Obj,
Obj_Scope => Block_Info,
Slot => Block_Info.Nbr_Objects);
when Kind_Block
| Kind_Process
| Kind_Frame
| Kind_Protected
| Kind_Package
| Kind_Scalar_Types
| Kind_File_Type
| Kind_Extra =>
raise Internal_Error;
end case;
Set_Info (Obj, Info);
end Create_Object_Info;
-- Add an annotation to SIGNAL.
procedure Create_Signal_Info (Block_Info: Sim_Info_Acc; Signal: Iir) is
begin
Create_Object_Info (Block_Info, Signal, Kind_Signal);
end Create_Signal_Info;
procedure Add_Terminal_Info (Block_Info: Sim_Info_Acc; Terminal : Iir) is
begin
Create_Object_Info (Block_Info, Terminal, Kind_Terminal);
end Add_Terminal_Info;
procedure Add_Quantity_Info (Block_Info: Sim_Info_Acc; Quantity : Iir) is
begin
Create_Object_Info (Block_Info, Quantity, Kind_Quantity);
end Add_Quantity_Info;
-- If EXPR has not a literal value, create one.
-- This is necessary for subtype bounds.
procedure Annotate_Range_Expression
(Block_Info: Sim_Info_Acc; Expr: Iir_Range_Expression) is
begin
if Get_Info (Expr) /= null then
return;
end if;
Create_Object_Info (Block_Info, Expr);
end Annotate_Range_Expression;
-- Annotate type definition DEF only if it is anonymous.
procedure Annotate_Anonymous_Type_Definition
(Block_Info: Sim_Info_Acc; Def: Iir) is
begin
if Is_Anonymous_Type_Definition (Def) then
Annotate_Type_Definition (Block_Info, Def);
end if;
end Annotate_Anonymous_Type_Definition;
function Get_File_Signature_Length (Def : Iir) return Natural is
begin
case Get_Kind (Def) is
when Iir_Kinds_Scalar_Type_And_Subtype_Definition =>
return 1;
when Iir_Kind_Array_Type_Definition
| Iir_Kind_Array_Subtype_Definition =>
return 2
+ Get_File_Signature_Length (Get_Element_Subtype (Def));
when Iir_Kind_Record_Type_Definition
| Iir_Kind_Record_Subtype_Definition =>
declare
List : constant Iir_Flist :=
Get_Elements_Declaration_List (Get_Base_Type (Def));
El : Iir;
Res : Natural;
begin
Res := 2;
for I in Flist_First .. Flist_Last (List) loop
El := Get_Nth_Element (List, I);
Res := Res + Get_File_Signature_Length (Get_Type (El));
end loop;
return Res;
end;
when others =>
Error_Kind ("get_file_signature_length", Def);
end case;
end Get_File_Signature_Length;
procedure Get_File_Signature (Def : Iir;
Res : in out String;
Off : in out Natural)
is
Scalar_Map : constant array (Kind_Scalar_Types) of Character := "beeEIF";
begin
case Get_Kind (Def) is
when Iir_Kinds_Scalar_Type_And_Subtype_Definition =>
Res (Off) := Scalar_Map (Get_Info (Get_Base_Type (Def)).Kind);
Off := Off + 1;
when Iir_Kind_Array_Type_Definition
| Iir_Kind_Array_Subtype_Definition =>
Res (Off) := '[';
Off := Off + 1;
Get_File_Signature (Get_Element_Subtype (Def), Res, Off);
Res (Off) := ']';
Off := Off + 1;
when Iir_Kind_Record_Type_Definition
| Iir_Kind_Record_Subtype_Definition =>
declare
List : constant Iir_Flist :=
Get_Elements_Declaration_List (Get_Base_Type (Def));
El : Iir;
begin
Res (Off) := '<';
Off := Off + 1;
for I in Flist_First .. Flist_Last (List) loop
El := Get_Nth_Element (List, I);
Get_File_Signature (Get_Type (El), Res, Off);
end loop;
Res (Off) := '>';
Off := Off + 1;
end;
when others =>
Error_Kind ("get_file_signature", Def);
end case;
end Get_File_Signature;
procedure Annotate_Protected_Type_Declaration (Block_Info : Sim_Info_Acc;
Prot: Iir)
is
Decl : Iir;
Prot_Info: Sim_Info_Acc;
begin
-- First the interfaces type (they are elaborated in their context).
Decl := Get_Declaration_Chain (Prot);
while Decl /= Null_Iir loop
case Get_Kind (Decl) is
when Iir_Kind_Function_Declaration
| Iir_Kind_Procedure_Declaration =>
Annotate_Subprogram_Interfaces_Type (Block_Info, Decl);
when Iir_Kind_Use_Clause =>
null;
when others =>
-- FIXME: attribute
Error_Kind ("annotate_protected_type_declaration", Decl);
end case;
Decl := Get_Chain (Decl);
end loop;
-- Note: if this protected type declaration appears in a generic
-- package declaration that is shared, the instances will always get
-- Nbr_Objects as 0...
Prot_Info := new Sim_Info_Type'(Kind => Kind_Protected,
Ref => Prot,
Nbr_Objects => 0);
Set_Info (Prot, Prot_Info);
Decl := Get_Declaration_Chain (Prot);
while Decl /= Null_Iir loop
case Get_Kind (Decl) is
when Iir_Kind_Function_Declaration
| Iir_Kind_Procedure_Declaration =>
Annotate_Subprogram_Specification (Block_Info, Decl);
when Iir_Kind_Use_Clause =>
null;
when others =>
Error_Kind ("annotate_protected_type_declaration", Decl);
end case;
Decl := Get_Chain (Decl);
end loop;
end Annotate_Protected_Type_Declaration;
procedure Annotate_Protected_Type_Body (Block_Info : Sim_Info_Acc;
Prot: Iir)
is
pragma Unreferenced (Block_Info);
Prot_Info : constant Sim_Info_Acc :=
Get_Info (Get_Protected_Type_Declaration (Prot));
begin
Set_Info (Prot, Prot_Info);
Annotate_Declaration_List (Prot_Info, Get_Declaration_Chain (Prot));
end Annotate_Protected_Type_Body;
procedure Annotate_Type_Definition (Block_Info: Sim_Info_Acc; Def: Iir)
is
El: Iir;
begin
-- Happen only with universal types.
if Def = Null_Iir then
return;
end if;
case Get_Kind (Def) is
when Iir_Kind_Enumeration_Type_Definition =>
if Flag_Synthesis then
Create_Object_Info (Block_Info, Def, Kind_Type);
else
declare
Info : Sim_Info_Acc;
Nbr_Enums : Natural;
begin
if Def = Vhdl.Std_Package.Boolean_Type_Definition
or else Def = Vhdl.Std_Package.Bit_Type_Definition
then
Info := new Sim_Info_Type'(Kind => Kind_Bit_Type,
Ref => Def,
Width => 1);
elsif Def = Vhdl.Ieee.Std_Logic_1164.Std_Ulogic_Type
or else Def = Vhdl.Ieee.Std_Logic_1164.Std_Logic_Type
then
Info := new Sim_Info_Type'(Kind => Kind_Log_Type,
Ref => Def,
Width => 1);
else
Nbr_Enums := Get_Nbr_Elements
(Get_Enumeration_Literal_List (Def));
if Nbr_Enums <= 256 then
Info := new Sim_Info_Type'(Kind => Kind_E8_Type,
Ref => Def,
Width => 0);
else
Info := new Sim_Info_Type'(Kind => Kind_E32_Type,
Ref => Def,
Width => 0);
end if;
end if;
Set_Info (Def, Info);
if not Flag_Synthesis then
Annotate_Range_Expression
(Block_Info, Get_Range_Constraint (Def));
end if;
end;
end if;
when Iir_Kind_Integer_Subtype_Definition
| Iir_Kind_Floating_Subtype_Definition
| Iir_Kind_Enumeration_Subtype_Definition
| Iir_Kind_Physical_Subtype_Definition =>
Annotate_Anonymous_Type_Definition
(Block_Info, Get_Base_Type (Def));
El := Get_Range_Constraint (Def);
if El /= Null_Iir then
case Get_Kind (El) is
when Iir_Kind_Range_Expression =>
if not Flag_Synthesis then
Annotate_Range_Expression (Block_Info, El);
end if;
-- A physical subtype may be defined by an integer range.
if Get_Kind (Def) = Iir_Kind_Physical_Subtype_Definition
then
null;
-- FIXME
-- Convert_Int_To_Phys (Get_Info (El).Value);
end if;
when Iir_Kind_Range_Array_Attribute
| Iir_Kind_Reverse_Range_Array_Attribute =>
null;
when others =>
Error_Kind ("annotate_type_definition (rc)", El);
end case;
end if;
if Flag_Synthesis then
Create_Object_Info (Block_Info, Def, Kind_Type);
end if;
when Iir_Kind_Integer_Type_Definition =>
if Flag_Synthesis then
Create_Object_Info (Block_Info, Def, Kind_Type);
else
Set_Info (Def, new Sim_Info_Type'(Kind => Kind_I64_Type,
Ref => Def,
Width => 0));
end if;
when Iir_Kind_Floating_Type_Definition =>
if Flag_Synthesis then
Create_Object_Info (Block_Info, Def, Kind_Type);
else
Set_Info (Def, new Sim_Info_Type'(Kind => Kind_F64_Type,
Ref => Def,
Width => 0));
end if;
when Iir_Kind_Physical_Type_Definition =>
if Flag_Synthesis then
Create_Object_Info (Block_Info, Def, Kind_Type);
else
Set_Info (Def, new Sim_Info_Type'(Kind => Kind_I64_Type,
Ref => Def,
Width => 0));
end if;
when Iir_Kind_Array_Type_Definition =>
El := Get_Element_Subtype (Def);
Annotate_Anonymous_Type_Definition (Block_Info, El);
if Flag_Synthesis then
Create_Object_Info (Block_Info, Def, Kind_Type);
end if;
when Iir_Kind_Array_Subtype_Definition =>
if Get_Array_Element_Constraint (Def) /= Null_Node
or else
(Get_Resolution_Indication (Def) /= Null_Node
and then
(Get_Kind (Get_Resolution_Indication (Def))
= Iir_Kind_Array_Element_Resolution))
then
-- This subtype has created a new anonymous subtype for the
-- element.
Annotate_Type_Definition
(Block_Info, Get_Element_Subtype (Def));
end if;
if Flag_Synthesis then
-- For the bounds.
Create_Object_Info (Block_Info, Def, Kind_Type);
else
declare
List : constant Iir_Flist := Get_Index_Subtype_List (Def);
begin
for I in Flist_First .. Flist_Last (List) loop
El := Get_Index_Type (List, I);
Annotate_Anonymous_Type_Definition (Block_Info, El);
end loop;
end;
end if;
when Iir_Kind_Record_Type_Definition =>
if Flag_Synthesis then
-- For the offsets.
Create_Object_Info (Block_Info, Def, Kind_Type);
end if;
declare
List : constant Iir_Flist :=
Get_Elements_Declaration_List (Def);
begin
for I in Flist_First .. Flist_Last (List) loop
El := Get_Nth_Element (List, I);
Annotate_Anonymous_Type_Definition
(Block_Info, Get_Type (El));
end loop;
end;
when Iir_Kind_Record_Subtype_Definition =>
null;
when Iir_Kind_Access_Type_Definition =>
Annotate_Anonymous_Type_Definition
(Block_Info, Get_Designated_Type (Def));
when Iir_Kind_Access_Subtype_Definition =>
null;
when Iir_Kind_File_Type_Definition =>
declare
Type_Name : constant Iir := Get_Type (Get_File_Type_Mark (Def));
Res : String_Acc;
begin
if Get_Text_File_Flag (Def)
or else
(Get_Kind (Type_Name)
in Iir_Kinds_Scalar_Type_And_Subtype_Definition)
then
Res := null;
else
declare
Sig : String
(1 .. Get_File_Signature_Length (Type_Name) + 2);
Off : Natural := Sig'First;
begin
Get_File_Signature (Type_Name, Sig, Off);
Sig (Off + 0) := '.';
Sig (Off + 1) := ASCII.NUL;
Res := new String'(Sig);
end;
end if;
Set_Info (Def,
new Sim_Info_Type'(Kind => Kind_File_Type,
Ref => Def,
File_Signature => Res));
end;
when Iir_Kind_Protected_Type_Declaration =>
Annotate_Protected_Type_Declaration (Block_Info, Def);
when Iir_Kind_Incomplete_Type_Definition =>
null;
when others =>
Error_Kind ("annotate_type_definition", Def);
end case;
end Annotate_Type_Definition;
procedure Annotate_Interface_List_Subtype
(Block_Info: Sim_Info_Acc; Decl_Chain: Iir)
is
El: Iir;
begin
El := Decl_Chain;
while El /= Null_Iir loop
case Get_Kind (El) is
when Iir_Kind_Interface_Signal_Declaration
| Iir_Kind_Interface_Variable_Declaration
| Iir_Kind_Interface_Constant_Declaration
| Iir_Kind_Interface_File_Declaration =>
if Get_Subtype_Indication (El) /= Null_Iir then
Annotate_Anonymous_Type_Definition
(Block_Info, Get_Type (El));
end if;
when others =>
Error_Kind ("annotate_interface_list_subtype", El);
end case;
El := Get_Chain (El);
end loop;
end Annotate_Interface_List_Subtype;
procedure Annotate_Interface_Package_Declaration
(Block_Info: Sim_Info_Acc; Inter : Iir)
is
Package_Info : Sim_Info_Acc;
begin
Block_Info.Nbr_Objects := Block_Info.Nbr_Objects + 1;
Package_Info := new Sim_Info_Type'
(Kind => Kind_Package,
Ref => Inter,
Nbr_Objects => 0,
Pkg_Slot => Block_Info.Nbr_Objects,
Pkg_Parent => Block_Info);
Set_Info (Inter, Package_Info);
Annotate_Interface_List
(Package_Info, Get_Generic_Chain (Inter), True);
Annotate_Declaration_List (Package_Info, Get_Declaration_Chain (Inter));
end Annotate_Interface_Package_Declaration;
procedure Annotate_Interface_List
(Block_Info: Sim_Info_Acc; Decl_Chain: Iir; With_Types : Boolean)
is
Decl : Iir;
begin
Decl := Decl_Chain;
while Decl /= Null_Iir loop
if With_Types
and then Get_Kind (Decl) in Iir_Kinds_Interface_Object_Declaration
and then Get_Subtype_Indication (Decl) /= Null_Iir
then
Annotate_Anonymous_Type_Definition (Block_Info, Get_Type (Decl));
end if;
case Get_Kind (Decl) is
when Iir_Kind_Interface_Signal_Declaration =>
Create_Signal_Info (Block_Info, Decl);
when Iir_Kind_Interface_Variable_Declaration
| Iir_Kind_Interface_Constant_Declaration
| Iir_Kind_Interface_File_Declaration =>
Create_Object_Info (Block_Info, Decl);
when Iir_Kind_Interface_Package_Declaration =>
Annotate_Interface_Package_Declaration (Block_Info, Decl);
when Iir_Kinds_Interface_Subprogram_Declaration
| Iir_Kind_Interface_Type_Declaration =>
-- Macro-expanded
null;
when others =>
Error_Kind ("annotate_interface_list", Decl);
end case;
Decl := Get_Chain (Decl);
end loop;
end Annotate_Interface_List;
procedure Annotate_Subprogram_Interfaces_Type
(Block_Info : Sim_Info_Acc; Subprg: Iir)
is
Interfaces : constant Iir := Get_Interface_Declaration_Chain (Subprg);
begin
-- See LRM93 12.3.1.1 (Subprogram declarations and bodies). The type
-- of the interfaces are elaborated in the outer context.
Annotate_Interface_List_Subtype (Block_Info, Interfaces);
if Get_Kind (Subprg) = Iir_Kind_Function_Declaration then
-- FIXME: can this create a new annotation ?
Annotate_Anonymous_Type_Definition
(Block_Info, Get_Return_Type (Subprg));
end if;
end Annotate_Subprogram_Interfaces_Type;
procedure Annotate_Subprogram_Specification
(Block_Info : Sim_Info_Acc; Subprg: Iir)
is
pragma Unreferenced (Block_Info);
Subprg_Info: Sim_Info_Acc;
Interfaces : constant Iir := Get_Interface_Declaration_Chain (Subprg);
begin
Subprg_Info := new Sim_Info_Type'(Kind => Kind_Frame,
Ref => Subprg,
Nbr_Objects => 0);
Set_Info (Subprg, Subprg_Info);
Annotate_Interface_List (Subprg_Info, Interfaces, False);
end Annotate_Subprogram_Specification;
procedure Annotate_Subprogram_Body
(Block_Info : Sim_Info_Acc; Subprg: Iir)
is
pragma Unreferenced (Block_Info);
Spec : constant Iir := Get_Subprogram_Specification (Subprg);
Subprg_Info : constant Sim_Info_Acc := Get_Info (Spec);
begin
Set_Info (Subprg, Subprg_Info);
-- Do not annotate body of foreign subprograms.
if Get_Foreign_Flag (Spec) then
return;
end if;
Annotate_Declaration_List
(Subprg_Info, Get_Declaration_Chain (Subprg));
Annotate_Sequential_Statement_Chain
(Subprg_Info, Get_Sequential_Statement_Chain (Subprg));
end Annotate_Subprogram_Body;
procedure Annotate_Component_Declaration (Comp: Iir_Component_Declaration)
is
Info : Sim_Info_Acc;
begin
Info := new Sim_Info_Type'(Kind => Kind_Block,
Ref => Comp,
Inst_Slot => Invalid_Instance_Slot,
Nbr_Objects => 0,
Nbr_Instances => 1); -- For the instance.
Set_Info (Comp, Info);
Annotate_Interface_List (Info, Get_Generic_Chain (Comp), True);
Annotate_Interface_List (Info, Get_Port_Chain (Comp), True);
end Annotate_Component_Declaration;
-- For package declaration or package instantiation declaration.
procedure Annotate_Package_Declaration
(Block_Info : Sim_Info_Acc; Decl: Iir)
is
Package_Info : Sim_Info_Acc;
Header : Iir;
begin
Package_Info := new Sim_Info_Type'
(Kind => Kind_Package,
Ref => Decl,
Nbr_Objects => 0,
Pkg_Slot => Invalid_Object_Slot,
Pkg_Parent => null);
if Get_Kind (Decl) = Iir_Kind_Package_Instantiation_Declaration
or else not Is_Uninstantiated_Package (Decl)
then
Block_Info.Nbr_Objects := Block_Info.Nbr_Objects + 1;
Package_Info.Pkg_Slot := Block_Info.Nbr_Objects;
Package_Info.Pkg_Parent := Block_Info;
end if;
Set_Info (Decl, Package_Info);
if Get_Kind (Decl) = Iir_Kind_Package_Instantiation_Declaration then
Annotate_Interface_List
(Package_Info, Get_Generic_Chain (Decl), True);
else
Header := Get_Package_Header (Decl);
if Header /= Null_Iir then
Annotate_Interface_List
(Package_Info, Get_Generic_Chain (Header), True);
end if;
end if;
-- declarations
Annotate_Declaration_List (Package_Info, Get_Declaration_Chain (Decl));
if Get_Kind (Decl) = Iir_Kind_Package_Instantiation_Declaration then
declare
Bod : constant Iir := Get_Instance_Package_Body (Decl);
begin
if Bod /= Null_Iir then
Set_Info (Bod, Package_Info);
Annotate_Declaration_List
(Package_Info, Get_Declaration_Chain (Bod));
else
declare
Uninst : constant Iir :=
Get_Uninstantiated_Package_Decl (Decl);
Uninst_Info : constant Sim_Info_Acc := Get_Info (Uninst);
begin
-- There is not corresponding body for an instantiation, so
-- also add objects for the shared body.
Package_Info.Nbr_Objects := Uninst_Info.Nbr_Objects;
end;
end if;
end;
end if;
end Annotate_Package_Declaration;
procedure Annotate_Package_Body (Decl: Iir)
is
Package_Info : constant Sim_Info_Acc := Get_Info (Get_Package (Decl));
begin
-- Set info field of package body declaration.
Set_Info (Decl, Package_Info);
-- declarations
Annotate_Declaration_List (Package_Info, Get_Declaration_Chain (Decl));
end Annotate_Package_Body;
procedure Annotate_Declaration_Type (Block_Info: Sim_Info_Acc; Decl: Iir)
is
Ind : constant Iir := Get_Subtype_Indication (Decl);
begin
if Ind = Null_Iir or else Get_Kind (Ind) in Iir_Kinds_Denoting_Name then
return;
end if;
Annotate_Type_Definition (Block_Info, Ind);
end Annotate_Declaration_Type;
procedure Annotate_Declaration (Block_Info: Sim_Info_Acc; Decl: Iir) is
begin
case Get_Kind (Decl) is
when Iir_Kind_Package_Declaration
| Iir_Kind_Package_Instantiation_Declaration =>
Annotate_Package_Declaration (Block_Info, Decl);
when Iir_Kind_Package_Body =>
Annotate_Package_Body (Decl);
when Iir_Kind_Signal_Attribute_Declaration =>
declare
Attr : Iir;
begin
Attr := Get_Signal_Attribute_Chain (Decl);
while Is_Valid (Attr) loop
Annotate_Anonymous_Type_Definition
(Block_Info, Get_Type (Attr));
Create_Signal_Info (Block_Info, Attr);
Attr := Get_Attr_Chain (Attr);
end loop;
end;
when Iir_Kind_Signal_Declaration =>
Annotate_Declaration_Type (Block_Info, Decl);
Create_Signal_Info (Block_Info, Decl);
when Iir_Kind_Anonymous_Signal_Declaration =>
Create_Signal_Info (Block_Info, Decl);
when Iir_Kind_Variable_Declaration
| Iir_Kind_Iterator_Declaration =>
Annotate_Declaration_Type (Block_Info, Decl);
Create_Object_Info (Block_Info, Decl);
when Iir_Kind_Constant_Declaration =>
if Get_Deferred_Declaration (Decl) = Null_Iir
or else Get_Deferred_Declaration_Flag (Decl)
then
-- Create the slot only if the constant is not a full constant
-- declaration.
Annotate_Declaration_Type (Block_Info, Decl);
Create_Object_Info (Block_Info, Decl);
end if;
when Iir_Kind_File_Declaration =>
Annotate_Declaration_Type (Block_Info, Decl);
Create_Object_Info (Block_Info, Decl, Kind_File);
when Iir_Kind_Terminal_Declaration =>
Add_Terminal_Info (Block_Info, Decl);
when Iir_Kinds_Branch_Quantity_Declaration =>
Annotate_Declaration_Type (Block_Info, Decl);
Add_Quantity_Info (Block_Info, Decl);
when Iir_Kind_Type_Declaration
| Iir_Kind_Anonymous_Type_Declaration =>
Annotate_Type_Definition (Block_Info, Get_Type_Definition (Decl));
when Iir_Kind_Subtype_Declaration =>
Annotate_Type_Definition (Block_Info, Get_Type (Decl));
when Iir_Kind_Protected_Type_Body =>
Annotate_Protected_Type_Body (Block_Info, Decl);
when Iir_Kind_Component_Declaration =>
Annotate_Component_Declaration (Decl);
when Iir_Kind_Function_Declaration
| Iir_Kind_Procedure_Declaration =>
if Get_Implicit_Definition (Decl) in Iir_Predefined_Explicit
and then not Is_Second_Subprogram_Specification (Decl)
then
Annotate_Subprogram_Interfaces_Type (Block_Info, Decl);
Annotate_Subprogram_Specification (Block_Info, Decl);
end if;
when Iir_Kind_Function_Body
| Iir_Kind_Procedure_Body =>
Annotate_Subprogram_Body (Block_Info, Decl);
when Iir_Kind_Object_Alias_Declaration =>
Annotate_Anonymous_Type_Definition (Block_Info, Get_Type (Decl));
Create_Object_Info (Block_Info, Decl);
when Iir_Kind_Non_Object_Alias_Declaration =>
null;
when Iir_Kind_Attribute_Declaration =>
null;
when Iir_Kind_Attribute_Specification =>
declare
Value : Iir_Attribute_Value;
begin
Value := Get_Attribute_Value_Spec_Chain (Decl);
while Value /= Null_Iir loop
if not Flag_Synthesis then
Annotate_Anonymous_Type_Definition
(Block_Info, Get_Type (Value));
end if;
Create_Object_Info (Block_Info, Value);
Value := Get_Spec_Chain (Value);
end loop;
end;
when Iir_Kind_Disconnection_Specification =>
null;
when Iir_Kind_Group_Template_Declaration =>
null;
when Iir_Kind_Group_Declaration =>
null;
when Iir_Kind_Use_Clause =>
null;
when Iir_Kind_Configuration_Specification =>
null;
-- when Iir_Kind_Implicit_Signal_Declaration =>
-- declare
-- Nsig : Iir;
-- begin
-- Nsig := Decl;
-- loop
-- Nsig := Get_Implicit_Signal_Chain (Nsig);
-- exit when Nsig = Null_Iir;
-- Add_Signal_Info (Block_Info, Nsig);
-- end loop;
-- end;
when Iir_Kind_Nature_Declaration =>
null;
when Iir_Kind_Psl_Default_Clock =>
null;
when others =>
Error_Kind ("annotate_declaration", Decl);
end case;
end Annotate_Declaration;
procedure Annotate_Declaration_List
(Block_Info: Sim_Info_Acc; Decl_Chain: Iir)
is
El: Iir;
begin
El := Decl_Chain;
while El /= Null_Iir loop
Annotate_Declaration (Block_Info, El);
El := Get_Chain (El);
end loop;
end Annotate_Declaration_List;
procedure Annotate_Sequential_Statement_Chain
(Block_Info: Sim_Info_Acc; Stmt_Chain: Iir)
is
El: Iir;
Max_Nbr_Objects : Object_Slot_Type;
Current_Nbr_Objects : Object_Slot_Type;
procedure Save_Nbr_Objects is
begin
-- Objects used by loop statements can be reused later by
-- other (ie following) loop statements.
-- Furthermore, this allow to correctly check elaboration
-- order.
Max_Nbr_Objects := Object_Slot_Type'Max
(Block_Info.Nbr_Objects, Max_Nbr_Objects);
Block_Info.Nbr_Objects := Current_Nbr_Objects;
end Save_Nbr_Objects;
begin
Current_Nbr_Objects := Block_Info.Nbr_Objects;
Max_Nbr_Objects := Current_Nbr_Objects;
El := Stmt_Chain;
while El /= Null_Iir loop
case Get_Kind (El) is
when Iir_Kind_Null_Statement =>
null;
when Iir_Kind_Assertion_Statement
| Iir_Kind_Report_Statement =>
null;
when Iir_Kind_Return_Statement =>
null;
when Iir_Kind_Simple_Signal_Assignment_Statement
| Iir_Kind_Selected_Waveform_Assignment_Statement
| Iir_Kind_Conditional_Signal_Assignment_Statement
| Iir_Kind_Variable_Assignment_Statement
| Iir_Kind_Conditional_Variable_Assignment_Statement =>
null;
when Iir_Kind_Procedure_Call_Statement =>
null;
when Iir_Kind_Exit_Statement
| Iir_Kind_Next_Statement =>
null;
when Iir_Kind_Wait_Statement =>
null;
when Iir_Kind_If_Statement =>
declare
Clause: Iir := El;
begin
loop
Annotate_Sequential_Statement_Chain
(Block_Info, Get_Sequential_Statement_Chain (Clause));
Clause := Get_Else_Clause (Clause);
exit when Clause = Null_Iir;
Save_Nbr_Objects;
end loop;
end;
when Iir_Kind_Case_Statement =>
declare
Assoc: Iir;
begin
Assoc := Get_Case_Statement_Alternative_Chain (El);
loop
Annotate_Sequential_Statement_Chain
(Block_Info, Get_Associated_Chain (Assoc));
Assoc := Get_Chain (Assoc);
exit when Assoc = Null_Iir;
Save_Nbr_Objects;
end loop;
end;
when Iir_Kind_For_Loop_Statement =>
Annotate_Declaration
(Block_Info, Get_Parameter_Specification (El));
Annotate_Sequential_Statement_Chain
(Block_Info, Get_Sequential_Statement_Chain (El));
when Iir_Kind_While_Loop_Statement =>
Annotate_Sequential_Statement_Chain
(Block_Info, Get_Sequential_Statement_Chain (El));
when others =>
Error_Kind ("annotate_sequential_statement_chain", El);
end case;
Save_Nbr_Objects;
El := Get_Chain (El);
end loop;
Block_Info.Nbr_Objects := Max_Nbr_Objects;
end Annotate_Sequential_Statement_Chain;
procedure Annotate_Block_Statement
(Block_Info : Sim_Info_Acc; Block : Iir_Block_Statement)
is
Info : Sim_Info_Acc;
Header : Iir_Block_Header;
Guard : Iir;
begin
Info := new Sim_Info_Type'(Kind => Kind_Block,
Ref => Block,
Inst_Slot => Block_Info.Nbr_Instances,
Nbr_Objects => 0,
Nbr_Instances => 0);
Set_Info (Block, Info);
Block_Info.Nbr_Instances := Block_Info.Nbr_Instances + 1;
Guard := Get_Guard_Decl (Block);
if Guard /= Null_Iir then
Create_Signal_Info (Info, Guard);
end if;
Header := Get_Block_Header (Block);
if Header /= Null_Iir then
Annotate_Interface_List (Info, Get_Generic_Chain (Header), True);
Annotate_Interface_List (Info, Get_Port_Chain (Header), True);
end if;
Annotate_Declaration_List (Info, Get_Declaration_Chain (Block));
Annotate_Concurrent_Statements_List
(Info, Get_Concurrent_Statement_Chain (Block));
end Annotate_Block_Statement;
procedure Annotate_Generate_Statement_Body
(Block_Info : Sim_Info_Acc; Bod : Iir; It : Iir)
is
Info : Sim_Info_Acc;
begin
Info := new Sim_Info_Type'(Kind => Kind_Block,
Ref => Bod,
Inst_Slot => Block_Info.Nbr_Instances,
Nbr_Objects => 0,
Nbr_Instances => 0);
Set_Info (Bod, Info);
Block_Info.Nbr_Instances := Block_Info.Nbr_Instances + 1;
if It /= Null_Iir then
Create_Object_Info (Info, It);
end if;
Annotate_Declaration_List (Info, Get_Declaration_Chain (Bod));
Annotate_Concurrent_Statements_List
(Info, Get_Concurrent_Statement_Chain (Bod));
end Annotate_Generate_Statement_Body;
procedure Annotate_If_Generate_Statement
(Block_Info : Sim_Info_Acc; Stmt : Iir)
is
Clause : Iir;
begin
Clause := Stmt;
while Clause /= Null_Iir loop
Annotate_Generate_Statement_Body
(Block_Info, Get_Generate_Statement_Body (Clause), Null_Iir);
Clause := Get_Generate_Else_Clause (Clause);
end loop;
end Annotate_If_Generate_Statement;
procedure Annotate_For_Generate_Statement
(Block_Info : Sim_Info_Acc; Stmt : Iir)
is
Param : constant Iir := Get_Parameter_Specification (Stmt);
begin
-- Elaborate the subtype in the current block.
Annotate_Declaration_Type (Block_Info, Param);
Annotate_Generate_Statement_Body
(Block_Info, Get_Generate_Statement_Body (Stmt), Param);
end Annotate_For_Generate_Statement;
procedure Annotate_Case_Generate_Statement
(Block_Info : Sim_Info_Acc; Stmt : Iir)
is
Assoc : Iir;
begin
Assoc := Get_Case_Statement_Alternative_Chain (Stmt);
while Assoc /= Null_Iir loop
if not Get_Same_Alternative_Flag (Assoc) then
Annotate_Generate_Statement_Body
(Block_Info, Get_Associated_Block (Assoc), Null_Iir);
end if;
Assoc := Get_Chain (Assoc);
end loop;
end Annotate_Case_Generate_Statement;
procedure Annotate_Component_Instantiation_Statement
(Block_Info : Sim_Info_Acc; Stmt : Iir)
is
Info: Sim_Info_Acc;
begin
-- Add a slot just to put the instance.
Info := new Sim_Info_Type'(Kind => Kind_Block,
Ref => Stmt,
Inst_Slot => Block_Info.Nbr_Instances,
Nbr_Objects => 0,
Nbr_Instances => 1);
Set_Info (Stmt, Info);
Block_Info.Nbr_Instances := Block_Info.Nbr_Instances + 1;
end Annotate_Component_Instantiation_Statement;
procedure Annotate_Process_Statement (Block_Info : Sim_Info_Acc; Stmt : Iir)
is
pragma Unreferenced (Block_Info);
Info : Sim_Info_Acc;
begin
Info := new Sim_Info_Type'(Kind => Kind_Process,
Ref => Stmt,
Nbr_Objects => 0);
Set_Info (Stmt, Info);
Annotate_Declaration_List
(Info, Get_Declaration_Chain (Stmt));
Annotate_Sequential_Statement_Chain
(Info, Get_Sequential_Statement_Chain (Stmt));
end Annotate_Process_Statement;
procedure Annotate_Concurrent_Statements_List
(Block_Info: Sim_Info_Acc; Stmt_Chain : Iir)
is
El : Iir;
begin
El := Stmt_Chain;
while El /= Null_Iir loop
case Get_Kind (El) is
when Iir_Kind_Sensitized_Process_Statement
| Iir_Kind_Process_Statement =>
Annotate_Process_Statement (Block_Info, El);
when Iir_Kind_Component_Instantiation_Statement =>
Annotate_Component_Instantiation_Statement (Block_Info, El);
when Iir_Kind_Block_Statement =>
Annotate_Block_Statement (Block_Info, El);
when Iir_Kind_If_Generate_Statement =>
Annotate_If_Generate_Statement (Block_Info, El);
when Iir_Kind_For_Generate_Statement =>
Annotate_For_Generate_Statement (Block_Info, El);
when Iir_Kind_Case_Generate_Statement =>
Annotate_Case_Generate_Statement (Block_Info, El);
when Iir_Kind_Psl_Default_Clock
| Iir_Kind_Psl_Declaration =>
null;
when Iir_Kind_Psl_Cover_Directive
| Iir_Kind_Psl_Assert_Directive
| Iir_Kind_Psl_Assume_Directive
| Iir_Kind_Psl_Restrict_Directive =>
null;
when Iir_Kind_Psl_Endpoint_Declaration =>
Create_Object_Info (Block_Info, El, Kind_PSL);
when Iir_Kind_Simple_Simultaneous_Statement =>
null;
when Iir_Kind_Concurrent_Simple_Signal_Assignment
| Iir_Kind_Concurrent_Selected_Signal_Assignment
| Iir_Kind_Concurrent_Conditional_Signal_Assignment
| Iir_Kind_Concurrent_Assertion_Statement =>
-- In case concurrent signal assignemnts were not
-- canonicalized (for synthesis).
null;
when others =>
Error_Kind ("annotate_concurrent_statements_list", El);
end case;
El := Get_Chain (El);
end loop;
end Annotate_Concurrent_Statements_List;
procedure Annotate_Entity (Decl : Iir_Entity_Declaration)
is
Entity_Info: Sim_Info_Acc;
begin
Entity_Info := new Sim_Info_Type'(Kind => Kind_Block,
Ref => Decl,
Inst_Slot => Invalid_Instance_Slot,
Nbr_Objects => 0,
Nbr_Instances => 0);
Set_Info (Decl, Entity_Info);
Annotate_Interface_List (Entity_Info, Get_Generic_Chain (Decl), True);
Annotate_Interface_List (Entity_Info, Get_Port_Chain (Decl), True);
Annotate_Declaration_List (Entity_Info, Get_Declaration_Chain (Decl));
Annotate_Concurrent_Statements_List
(Entity_Info, Get_Concurrent_Statement_Chain (Decl));
end Annotate_Entity;
procedure Annotate_Architecture (Decl: Iir_Architecture_Body)
is
Entity_Info : constant Sim_Info_Acc := Get_Info (Get_Entity (Decl));
Saved_Info : constant Sim_Info_Type (Kind_Block) := Entity_Info.all;
Arch_Info: Sim_Info_Acc;
begin
-- No blocks no instantiation in entities.
pragma Assert (Entity_Info.Nbr_Instances = 0);
-- Annotate architecture using the entity as the architecture extend
-- the scope of the entity, and the entity is the reference.
Annotate_Declaration_List (Entity_Info, Get_Declaration_Chain (Decl));
Annotate_Concurrent_Statements_List
(Entity_Info, Get_Concurrent_Statement_Chain (Decl));
Arch_Info := new Sim_Info_Type'(Entity_Info.all);
Entity_Info.all := Saved_Info;
Set_Info (Decl, Arch_Info);
end Annotate_Architecture;
procedure Annotate_Vunit_Declaration (Decl : Iir)
is
Vunit_Info : Sim_Info_Acc;
Item : Iir;
begin
Vunit_Info := new Sim_Info_Type'(Kind => Kind_Block,
Ref => Decl,
Inst_Slot => Invalid_Instance_Slot,
Nbr_Objects => 0,
Nbr_Instances => 0);
Set_Info (Decl, Vunit_Info);
Item := Get_Vunit_Item_Chain (Decl);
while Item /= Null_Iir loop
case Get_Kind (Item) is
when Iir_Kind_Psl_Default_Clock =>
null;
when Iir_Kind_Psl_Assert_Directive
| Iir_Kind_Psl_Assume_Directive =>
null;
when others =>
Error_Kind ("annotate_vunit_declaration", Item);
end case;
Item := Get_Chain (Item);
end loop;
end Annotate_Vunit_Declaration;
procedure Annotate_Component_Configuration
(Conf : Iir_Component_Configuration)
is
Block : constant Iir := Get_Block_Configuration (Conf);
begin
Annotate_Block_Configuration (Block);
end Annotate_Component_Configuration;
procedure Annotate_Block_Configuration (Block : Iir_Block_Configuration)
is
El : Iir;
begin
if Block = Null_Iir then
return;
end if;
-- Declaration are use_clause only.
El := Get_Configuration_Item_Chain (Block);
while El /= Null_Iir loop
case Get_Kind (El) is
when Iir_Kind_Block_Configuration =>
Annotate_Block_Configuration (El);
when Iir_Kind_Component_Configuration =>
Annotate_Component_Configuration (El);
when others =>
Error_Kind ("annotate_block_configuration", El);
end case;
El := Get_Chain (El);
end loop;
end Annotate_Block_Configuration;
procedure Annotate_Configuration_Declaration
(Block_Info : Sim_Info_Acc; Decl : Iir_Configuration_Declaration)
is
Config_Info: Sim_Info_Acc;
begin
Block_Info.Nbr_Objects := Block_Info.Nbr_Objects + 1;
Config_Info := new Sim_Info_Type'
(Kind => Kind_Package,
Ref => Decl,
Nbr_Objects => 0,
Pkg_Slot => Block_Info.Nbr_Objects,
Pkg_Parent => Block_Info);
Set_Info (Decl, Config_Info);
Annotate_Declaration_List (Config_Info, Get_Declaration_Chain (Decl));
Annotate_Block_Configuration (Get_Block_Configuration (Decl));
end Annotate_Configuration_Declaration;
package Info_Node is new Tables
(Table_Component_Type => Sim_Info_Acc,
Table_Index_Type => Iir,
Table_Low_Bound => 2,
Table_Initial => 1024);
procedure Annotate_Expand_Table
is
El: Iir;
begin
Info_Node.Increment_Last;
El := Info_Node.Last;
Info_Node.Set_Last (Get_Last_Node);
for I in El .. Info_Node.Last loop
Info_Node.Table (I) := null;
end loop;
end Annotate_Expand_Table;
-- Decorate the tree in order to be usable with the internal simulator.
procedure Annotate (Unit : Iir_Design_Unit)
is
El : constant Iir := Get_Library_Unit (Unit);
begin
-- Expand info table.
Annotate_Expand_Table;
case Get_Kind (El) is
when Iir_Kind_Entity_Declaration =>
Annotate_Entity (El);
when Iir_Kind_Architecture_Body =>
Annotate_Architecture (El);
when Iir_Kind_Package_Declaration =>
declare
use Vhdl.Std_Package;
begin
if El = Standard_Package then
pragma Assert (Global_Info = null);
Global_Info :=
new Sim_Info_Type'(Kind => Kind_Block,
Ref => El,
Nbr_Objects => 0,
Inst_Slot => Invalid_Instance_Slot,
Nbr_Instances => 0);
Annotate_Package_Declaration (Global_Info, El);
-- These types are not in std.standard!
Annotate_Type_Definition
(Get_Info (El), Convertible_Integer_Type_Definition);
Annotate_Type_Definition
(Get_Info (El), Convertible_Real_Type_Definition);
else
pragma Assert (Global_Info /= null);
Annotate_Package_Declaration (Global_Info, El);
end if;
end;
when Iir_Kind_Package_Body =>
Annotate_Package_Body (El);
when Iir_Kind_Configuration_Declaration =>
Annotate_Configuration_Declaration (Global_Info, El);
when Iir_Kind_Package_Instantiation_Declaration =>
Annotate_Package_Declaration (Global_Info, El);
when Iir_Kind_Context_Declaration =>
null;
when Iir_Kind_Vunit_Declaration =>
Annotate_Vunit_Declaration (El);
when others =>
Error_Kind ("annotate2", El);
end case;
end Annotate;
-- Disp annotations for an iir node.
procedure Disp_Vhdl_Info (Node: Iir)
is
use Simple_IO;
Info : constant Sim_Info_Acc := Get_Info (Node);
begin
if Info = null then
return;
end if;
case Info.Kind is
when Kind_Block =>
Put_Line
("-- nbr objects:" & Object_Slot_Type'Image (Info.Nbr_Objects));
when Kind_Frame
| Kind_Protected
| Kind_Process
| Kind_Package =>
Put_Line
("-- nbr objects:" & Object_Slot_Type'Image (Info.Nbr_Objects));
when Kind_Type | Kind_Object | Kind_Signal | Kind_File
| Kind_Terminal
| Kind_Quantity
| Kind_PSL =>
Put_Line ("-- slot:" & Object_Slot_Type'Image (Info.Slot));
when Kind_Scalar_Types
| Kind_File_Type
| Kind_Extra =>
null;
end case;
end Disp_Vhdl_Info;
procedure Disp_Info (Info : Sim_Info_Acc)
is
use Simple_IO;
begin
if Info = null then
Put_Line ("*null*");
return;
end if;
case Info.Kind is
when Kind_Block
| Kind_Frame
| Kind_Protected
| Kind_Process
| Kind_Package =>
Put_Line ("nbr objects:"
& Object_Slot_Type'Image (Info.Nbr_Objects));
case Info.Kind is
when Kind_Block =>
Put ("inst_slot:"
& Instance_Slot_Type'Image (Info.Inst_Slot));
Put_Line (", nbr instance:"
& Instance_Slot_Type'Image (Info.Nbr_Instances));
when others =>
null;
end case;
when Kind_Type | Kind_Object | Kind_Signal | Kind_File
| Kind_Terminal | Kind_Quantity
| Kind_PSL =>
Put_Line ("slot:" & Object_Slot_Type'Image (Info.Slot));
when Kind_Extra =>
Put_Line ("extra:" & Extra_Slot_Type'Image (Info.Extra_Slot));
when Kind_Scalar_Types =>
Put_Line ("scalar type");
when Kind_File_Type =>
Put ("file type: ");
if Info.File_Signature = null then
Put ("(no sig)");
else
Put (Info.File_Signature.all);
end if;
New_Line;
end case;
end Disp_Info;
procedure Disp_Tree_Info (Node: Iir) is
begin
Disp_Info (Get_Info (Node));
end Disp_Tree_Info;
procedure Set_Info (Target: Iir; Info: Sim_Info_Acc) is
begin
pragma Assert (Info_Node.Table (Target) = null);
Info_Node.Table (Target) := Info;
end Set_Info;
function Get_Info (Target: Iir) return Sim_Info_Acc is
begin
return Info_Node.Table (Target);
end Get_Info;
end Vhdl.Annotations;
|