1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
|
-- Disp a netlist in vhdl using the original entity.
-- Copyright (C) 2019 Tristan Gingold
--
-- This file is part of GHDL.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
-- MA 02110-1301, USA.
with Simple_IO; use Simple_IO;
with Types; use Types;
with Name_Table;
with Vhdl.Prints;
with Vhdl.Std_Package;
with Vhdl.Ieee.Std_Logic_1164;
with Vhdl.Errors; use Vhdl.Errors;
with Vhdl.Utils; use Vhdl.Utils;
with Netlists.Iterators; use Netlists.Iterators;
with Netlists.Disp_Vhdl; use Netlists.Disp_Vhdl;
with Synth.Values; use Synth.Values;
package body Synth.Disp_Vhdl is
procedure Disp_Signal (Desc : Port_Desc) is
begin
Put (" signal ");
Put_Name (Desc.Name);
Put (": ");
Put_Type (Desc.W);
Put_Line (";");
end Disp_Signal;
procedure Disp_Ports_As_Signals (M : Module) is
begin
for I in 1 .. Get_Nbr_Inputs (M) loop
Disp_Signal (Get_Input_Desc (M, I - 1));
end loop;
for I in 1 .. Get_Nbr_Outputs (M) loop
Disp_Signal (Get_Output_Desc (M, I - 1));
end loop;
end Disp_Ports_As_Signals;
procedure Disp_Pfx (Off : Uns32; W : Width; Full : Boolean) is
begin
if Full then
return;
end if;
Put (" (");
if W > 1 then
Put_Uns32 (Off + W - 1);
Put (" downto ");
end if;
Put_Uns32 (Off);
Put (')');
end Disp_Pfx;
procedure Disp_In_Lhs
(Mname : String; Off : Uns32; W : Width; Full : Boolean) is
begin
Put (" wrap_" & Mname);
Disp_Pfx (Off, W, Full);
Put (" <= ");
end Disp_In_Lhs;
function Is_Std_Logic_Array (Btype : Node) return Boolean is
begin
return Is_One_Dimensional_Array_Type (Btype)
and then (Get_Base_Type (Get_Element_Subtype (Btype))
= Vhdl.Ieee.Std_Logic_1164.Std_Ulogic_Type);
end Is_Std_Logic_Array;
procedure Disp_In_Converter (Mname : String;
Pfx : String;
Off : Uns32;
Ptype : Node;
Typ : Type_Acc;
Full : Boolean)
is
Btype : constant Node := Get_Base_Type (Ptype);
W : Width;
begin
case Get_Kind (Btype) is
when Iir_Kind_Enumeration_Type_Definition =>
if Btype = Vhdl.Ieee.Std_Logic_1164.Std_Ulogic_Type then
-- Nothing to do.
Disp_In_Lhs (Mname, Off, 1, Full);
Put_Line (Pfx & ";");
else
-- Any other enum.
W := Typ.W;
Disp_In_Lhs (Mname, Off, W, Full);
if W = 1 then
Put ("'0' when ");
else
Put ("std_logic_vector(to_unsigned(");
end if;
Put (Name_Table.Image (Get_Identifier
(Get_Type_Declarator (Ptype))));
Put ("'pos (" & Pfx & ")");
if W = 1 then
Put (" = 0 else '1';");
else
Put ("," & Width'Image (W) & "));");
end if;
New_Line;
end if;
when Iir_Kind_Integer_Type_Definition =>
-- FIXME: signed or unsigned ?
W := Typ.W;
Disp_In_Lhs (Mname, Off, W, Full);
if W > 1 then
Put ("std_logic_vector(");
end if;
Put ("to_unsigned(");
Put (Pfx & "," & Width'Image (W) & ")");
if W > 1 then
Put (")");
elsif W = 1 then
Put ("(0)");
end if;
Put_Line (";");
when Iir_Kind_Array_Type_Definition =>
if Btype = Vhdl.Ieee.Std_Logic_1164.Std_Logic_Vector_Type then
-- Nothing to do.
W := Typ.Vbound.Len;
Disp_In_Lhs (Mname, Off, W, Full);
Put (Pfx);
if W = 1 then
-- This is an array of length 1. A scalar is used in the
-- netlist.
Put (" (" & Pfx & "'left)");
end if;
Put_Line (";");
elsif Is_Std_Logic_Array (Btype) then
W := Typ.Vbound.Len;
Disp_In_Lhs (Mname, Off, W, Full);
Put ("std_logic_vector(" & Pfx);
if W = 1 then
-- This is an array of length 1. A scalar is used in the
-- netlist.
Put (" (" & Pfx & "'left)");
end if;
Put_Line (");");
elsif Btype = Vhdl.Std_Package.Bit_Vector_Type_Definition then
W := Typ.Vbound.Len;
Disp_In_Lhs (Mname, Off, W, Full);
Put ("to_stdlogicvector (" & Pfx & ")");
Put_Line (";");
else
Error_Kind ("disp_in_converter(arr)", Ptype);
end if;
when Iir_Kind_Record_Type_Definition =>
declare
Els : constant Node_Flist :=
Get_Elements_Declaration_List (Ptype);
begin
for I in Flist_First .. Flist_Last (Els) loop
declare
El : constant Node := Get_Nth_Element (Els, I);
Et : Rec_El_Type renames
Typ.Rec.E (Iir_Index32 (I + 1));
begin
Disp_In_Converter
(Mname,
Pfx & '.' & Name_Table.Image (Get_Identifier (El)),
Off + Et.Off, Get_Type (El), Et.Typ, False);
end;
end loop;
end;
when others =>
Error_Kind ("disp_in_converter", Ptype);
end case;
end Disp_In_Converter;
procedure Disp_Input_Port_Converter (Inst : Synth_Instance_Acc;
Port : Node)
is
Port_Name : constant String :=
Name_Table.Image (Get_Identifier (Port));
Port_Type : constant Node := Get_Type (Port);
Typ : constant Type_Acc := Get_Value_Type (Inst, Port_Type);
begin
Disp_In_Converter (Port_Name, Port_Name, 0, Port_Type, Typ, True);
end Disp_Input_Port_Converter;
procedure Disp_Out_Rhs
(Mname : String; Off : Uns32; W : Width; Full : Boolean) is
begin
Put ("wrap_" & Mname);
Disp_Pfx (Off, W, Full);
end Disp_Out_Rhs;
procedure Disp_Out_Converter (Mname : String;
Pfx : String;
Off : Uns32;
Ptype : Node;
Typ : Type_Acc;
Full : Boolean)
is
Btype : constant Node := Get_Base_Type (Ptype);
W : Width;
begin
case Get_Kind (Btype) is
when Iir_Kind_Enumeration_Type_Definition =>
Put (" " & Pfx & " <= ");
if Btype = Vhdl.Ieee.Std_Logic_1164.Std_Ulogic_Type then
-- Nothing to do.
Disp_Out_Rhs (Mname, Off, 1, Full);
Put_Line (";");
elsif Btype = Vhdl.Std_Package.Boolean_Type_Definition then
Disp_Out_Rhs (Mname, Off, 1, Full);
Put_Line (" = '1';");
elsif Btype = Vhdl.Std_Package.Bit_Type_Definition then
Put ("to_bit (");
Disp_Out_Rhs (Mname, Off, 1, Full);
Put_Line (");");
else
-- Any other enum.
W := Typ.W;
Put (Name_Table.Image (Get_Identifier
(Get_Type_Declarator (Ptype))));
Put ("'val (to_integer(unsigned");
if W = 1 then
Put ("'(0 => ");
else
Put ('(');
end if;
Disp_Out_Rhs (Mname, Off, W, Full);
Put_Line (")));");
end if;
when Iir_Kind_Integer_Type_Definition =>
-- FIXME: signed or unsigned ?
W := Typ.W;
Put (" " & Pfx & " <= to_integer (");
if Typ.Drange.Is_Signed then
Put ("signed");
else
Put ("unsigned");
end if;
if W = 1 then
Put ("'(0 => ");
else
Put (" (");
end if;
Disp_Out_Rhs (Mname, Off, W, Full);
Put_Line ("));");
when Iir_Kind_Array_Type_Definition =>
if Btype = Vhdl.Ieee.Std_Logic_1164.Std_Logic_Vector_Type then
-- Nothing to do.
W := Typ.Vbound.Len;
Put (" " & Pfx & " <= ");
Disp_Out_Rhs (Mname, Off, W, Full);
Put_Line (";");
elsif Btype = Vhdl.Std_Package.Bit_Vector_Type_Definition then
-- Nothing to do.
W := Typ.Vbound.Len;
Put (" " & Pfx & " <= ");
if W = 1 then
-- This is an array of length 1. A scalar is used in the
-- netlist.
Put ("(0 => to_bit (");
else
Put (" to_bitvector (");
end if;
Disp_Out_Rhs (Mname, Off, W, Full);
if W = 1 then
Put (')');
end if;
Put_Line (");");
elsif Is_Std_Logic_Array (Btype) then
-- unsigned, signed or a compatible array.
W := Typ.Vbound.Len;
Put (" " & Pfx & " <= ");
Put (Name_Table.Image (Get_Identifier
(Get_Type_Declarator (Btype))));
Put ("(");
Disp_Out_Rhs (Mname, Off, W, Full);
Put_Line (");");
else
declare
Bnd : Bound_Type renames Typ.Abounds.D (1);
El_Type : constant Node := Get_Element_Subtype (Ptype);
El_W : constant Width := Get_Type_Width (Typ.Arr_El);
Idx : Int32;
begin
for I in 0 .. Bnd.Len - 1 loop
case Bnd.Dir is
when Iir_To =>
Idx := Bnd.Left + Int32 (I);
when Iir_Downto =>
Idx := Bnd.Left - Int32 (I);
end case;
Disp_Out_Converter
(Mname,
Pfx & " (" & Int32'Image (Idx) & ")",
Off + I * El_W, El_Type, Typ.Arr_El, False);
end loop;
end;
end if;
when Iir_Kind_Record_Type_Definition =>
declare
Els : constant Node_Flist :=
Get_Elements_Declaration_List (Ptype);
begin
for I in Flist_First .. Flist_Last (Els) loop
declare
El : constant Node := Get_Nth_Element (Els, I);
Et : Rec_El_Type renames
Typ.Rec.E (Iir_Index32 (I + 1));
begin
Disp_Out_Converter
(Mname,
Pfx & '.' & Name_Table.Image (Get_Identifier (El)),
Off + Et.Off, Get_Type (El), Et.Typ, False);
end;
end loop;
end;
when others =>
Error_Kind ("disp_out_converter", Ptype);
end case;
end Disp_Out_Converter;
procedure Disp_Output_Port_Converter (Inst : Synth_Instance_Acc;
Port : Node)
is
Port_Name : constant String :=
Name_Table.Image (Get_Identifier (Port));
Port_Type : constant Node := Get_Type (Port);
Typ : constant Type_Acc := Get_Value_Type (Inst, Port_Type);
begin
Disp_Out_Converter (Port_Name, Port_Name, 0, Port_Type, Typ, True);
end Disp_Output_Port_Converter;
procedure Disp_Vhdl_Wrapper
(Ent : Node; Top : Module; Inst : Synth_Instance_Acc)
is
Unit : constant Node := Get_Design_Unit (Ent);
Main : Module;
Name_Wrap : Name_Id;
begin
-- Extract the first user submodule.
Main := Get_First_Sub_Module (Top);
while Get_Id (Main) < Id_User_None loop
Main := Get_Next_Sub_Module (Main);
end loop;
-- Disp the original design unit.
Vhdl.Prints.Disp_Vhdl (Unit);
-- Disp sub-units (in reverse order).
declare
M : Module;
Num : Natural;
begin
Num := 0;
M := Get_Next_Sub_Module (Main);
while M /= No_Module loop
if Get_Id (M) >= Id_User_None then
Num := Num + 1;
end if;
M := Get_Next_Sub_Module (M);
end loop;
declare
type Module_Array is array (1 .. Num) of Module;
Modules : Module_Array;
begin
Num := 0;
M := Get_Next_Sub_Module (Main);
while M /= No_Module loop
if Get_Id (M) >= Id_User_None then
Num := Num + 1;
Modules (Num) := M;
end if;
M := Get_Next_Sub_Module (M);
end loop;
for I in reverse Modules'Range loop
Netlists.Disp_Vhdl.Disp_Vhdl (Modules (I), False);
end loop;
end;
end;
New_Line;
-- Rename ports.
Name_Wrap := Name_Table.Get_Identifier ("wrap");
for P of Ports_Desc (Main) loop
pragma Assert (Get_Sname_Prefix (P.Name) = No_Sname);
Set_Sname_Prefix (P.Name, New_Sname_User (Name_Wrap));
end loop;
Put_Line ("library ieee;");
Put_Line ("use ieee.std_logic_1164.all;");
Put_Line ("use ieee.numeric_std.all;");
New_Line;
Put ("architecture rtl of ");
Put (Name_Table.Image (Get_Identifier (Ent)));
Put_Line (" is");
Disp_Ports_As_Signals (Main);
Disp_Architecture_Declarations (Main);
Put_Line ("begin");
if Inst /= null then
-- TODO: add assert for the value of the generics.
null;
end if;
declare
Port : Node;
begin
Port := Get_Port_Chain (Ent);
while Port /= Null_Node loop
if Get_Mode (Port) = Iir_In_Mode then
Disp_Input_Port_Converter (Inst, Port);
end if;
Port := Get_Chain (Port);
end loop;
Port := Get_Port_Chain (Ent);
while Port /= Null_Node loop
if Get_Mode (Port) = Iir_Out_Mode then
Disp_Output_Port_Converter (Inst, Port);
end if;
Port := Get_Chain (Port);
end loop;
end;
Disp_Architecture_Statements (Main);
Put_Line ("end rtl;");
end Disp_Vhdl_Wrapper;
end Synth.Disp_Vhdl;
|