1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
|
-- Synthesis context.
-- Copyright (C) 2017 Tristan Gingold
--
-- This file is part of GHDL.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
-- MA 02110-1301, USA.
with Ada.Unchecked_Deallocation;
with Types; use Types;
with Tables;
with Vhdl.Errors; use Vhdl.Errors;
with Vhdl.Std_Package;
with Vhdl.Ieee.Std_Logic_1164;
with Netlists.Builders; use Netlists.Builders;
with Synth.Types; use Synth.Types;
with Synth.Errors; use Synth.Errors;
with Synth.Expr; use Synth.Expr;
package body Synth.Context is
package Packages_Table is new Tables
(Table_Component_Type => Synth_Instance_Acc,
Table_Index_Type => Instance_Id,
Table_Low_Bound => 1,
Table_Initial => 16);
function Make_Instance (Parent : Synth_Instance_Acc; Info : Sim_Info_Acc)
return Synth_Instance_Acc
is
Res : Synth_Instance_Acc;
begin
Res := new Synth_Instance_Type'(Max_Objs => Info.Nbr_Objects,
M => No_Module,
Name => No_Sname,
Block_Scope => Info,
Up_Block => Parent,
Elab_Objects => 0,
Return_Value => null,
Objects => (others => null));
return Res;
end Make_Instance;
procedure Free_Instance (Synth_Inst : in out Synth_Instance_Acc)
is
procedure Deallocate is new Ada.Unchecked_Deallocation
(Synth_Instance_Type, Synth_Instance_Acc);
begin
Deallocate (Synth_Inst);
end Free_Instance;
function Create_Value_Instance (Inst : Synth_Instance_Acc)
return Value_Acc is
begin
Packages_Table.Append (Inst);
return Create_Value_Instance (Packages_Table.Last);
end Create_Value_Instance;
function Alloc_Wire (Kind : Wire_Kind; Obj : Iir; Bnd : Value_Bound_Acc)
return Value_Acc is
begin
Wire_Id_Table.Append ((Kind => Kind,
Mark_Flag => False,
Decl => Obj,
Gate => No_Net,
Cur_Assign => No_Assign));
return Create_Value_Wire (Wire_Id_Table.Last, Bnd);
end Alloc_Wire;
function Alloc_Object (Kind : Wire_Kind;
Syn_Inst : Synth_Instance_Acc;
Obj : Iir)
return Value_Acc
is
Obj_Type : constant Iir := Get_Type (Obj);
begin
case Get_Kind (Obj_Type) is
when Iir_Kind_Enumeration_Type_Definition
| Iir_Kind_Enumeration_Subtype_Definition =>
declare
Info : constant Sim_Info_Acc :=
Get_Info (Get_Base_Type (Obj_Type));
Rng : Value_Bound_Acc;
begin
if Info.Kind = Kind_Bit_Type then
Rng := null;
else
Rng := Create_Value_Bound
((Dir => Iir_Downto,
Left => Int32 (Info.Width - 1),
Right => 0,
Len => Info.Width));
end if;
return Alloc_Wire (Kind, Obj, Rng);
end;
when Iir_Kind_Array_Subtype_Definition =>
declare
El_Type : constant Node := Get_Element_Subtype (Obj_Type);
Bounds : Value_Bound_Acc;
begin
Bounds := Synth_Array_Bounds (Syn_Inst, Obj_Type, 0);
if Is_Bit_Type (El_Type) then
return Alloc_Wire (Kind, Obj, Bounds);
else
raise Internal_Error;
end if;
end;
when others =>
raise Internal_Error;
end case;
end Alloc_Object;
procedure Create_Object (Syn_Inst : Synth_Instance_Acc;
Slot : Object_Slot_Type;
Num : Object_Slot_Type := 1) is
begin
-- Check elaboration order.
-- Note: this is not done for package since objects from package are
-- commons (same scope), and package annotation order can be different
-- from package elaboration order (eg: body).
if Slot /= Syn_Inst.Elab_Objects + 1
or else Syn_Inst.Objects (Slot) /= null
then
Error_Msg_Elab ("synth: bad elaboration order of objects");
raise Internal_Error;
end if;
Syn_Inst.Elab_Objects := Slot + Num - 1;
end Create_Object;
procedure Create_Object
(Syn_Inst : Synth_Instance_Acc; Decl : Iir; Val : Value_Acc)
is
Info : constant Sim_Info_Acc := Get_Info (Decl);
begin
Create_Object (Syn_Inst, Info.Slot, 1);
Syn_Inst.Objects (Info.Slot) := Val;
end Create_Object;
procedure Destroy_Object
(Syn_Inst : Synth_Instance_Acc; Decl : Iir)
is
Info : constant Sim_Info_Acc := Get_Info (Decl);
Slot : constant Object_Slot_Type := Info.Slot;
begin
if Slot /= Syn_Inst.Elab_Objects
or else Info.Obj_Scope /= Syn_Inst.Block_Scope
then
Error_Msg_Elab ("synth: bad destroy order");
end if;
Syn_Inst.Objects (Slot) := null;
Syn_Inst.Elab_Objects := Slot - 1;
end Destroy_Object;
procedure Make_Object (Syn_Inst : Synth_Instance_Acc;
Kind : Wire_Kind;
Obj : Iir)
is
Otype : constant Iir := Get_Type (Obj);
Val : Value_Acc;
begin
Val := Alloc_Object (Kind, Syn_Inst, Obj);
if Val = null then
Error_Msg_Synth (+Obj, "%n is not supported", +Otype);
return;
end if;
Create_Object (Syn_Inst, Obj, Val);
end Make_Object;
function Get_Instance_By_Scope
(Syn_Inst: Synth_Instance_Acc; Scope: Sim_Info_Acc)
return Synth_Instance_Acc is
begin
case Scope.Kind is
when Kind_Block
| Kind_Frame
| Kind_Process =>
declare
Current : Synth_Instance_Acc;
begin
Current := Syn_Inst;
while Current /= null loop
if Current.Block_Scope = Scope then
return Current;
end if;
Current := Current.Up_Block;
end loop;
raise Internal_Error;
end;
when Kind_Package =>
if Scope.Pkg_Parent = null then
-- This is a scope for an uninstantiated package.
raise Internal_Error;
else
-- Instantiated package.
declare
Parent : Synth_Instance_Acc;
Inst : Instance_Id;
begin
Parent := Get_Instance_By_Scope (Syn_Inst, Scope.Pkg_Parent);
Inst := Parent.Objects (Scope.Pkg_Slot).Instance;
pragma Assert
(Inst in Packages_Table.First .. Packages_Table.Last);
return Packages_Table.Table (Inst);
end;
end if;
when others =>
raise Internal_Error;
end case;
end Get_Instance_By_Scope;
function Get_Value (Syn_Inst: Synth_Instance_Acc; Obj : Iir)
return Value_Acc
is
Info : constant Sim_Info_Acc := Get_Info (Obj);
Obj_Inst : Synth_Instance_Acc;
begin
Obj_Inst := Get_Instance_By_Scope (Syn_Inst, Info.Obj_Scope);
return Obj_Inst.Objects (Info.Slot);
end Get_Value;
function Get_Net (Val : Value_Acc; Vtype : Node) return Net is
begin
case Val.Kind is
when Value_Wire =>
return Get_Current_Value (Val.W);
when Value_Net =>
return Val.N;
when Value_Mux2 =>
declare
Cond : constant Net :=
Get_Net (Val.M_Cond,
Vhdl.Std_Package.Boolean_Type_Definition);
begin
return Build_Mux2 (Ctxt => Build_Context, Sel => Cond,
I0 => Get_Net (Val.M_F, Vtype),
I1 => Get_Net (Val.M_T, Vtype));
end;
when Value_Discrete =>
declare
Btype : constant Node := Get_Base_Type (Vtype);
Va : Uns32;
Zx : Uns32;
begin
if Btype = Vhdl.Ieee.Std_Logic_1164.Std_Ulogic_Type then
From_Std_Logic (Val.Scal, Va, Zx);
if Zx = 0 then
return Build_Const_UB32 (Build_Context, Va, 1);
else
return Build_Const_UL32 (Build_Context, Va, Zx, 1);
end if;
elsif Btype = Vhdl.Std_Package.Boolean_Type_Definition
or else Btype = Vhdl.Std_Package.Bit_Type_Definition
then
From_Bit (Val.Scal, Va);
return Build_Const_UB32 (Build_Context, Va, 1);
elsif Get_Kind (Btype) = Iir_Kind_Enumeration_Type_Definition
then
return Build_Const_UB32 (Build_Context, Uns32 (Val.Scal),
Get_Info (Btype).Width);
else
if Val.Scal >= 0 then
-- FIXME: check width.
return Build_Const_UB32
(Build_Context, Uns32 (Val.Scal), 32);
else
-- Need Sconst32/Sconst64
raise Internal_Error;
end if;
end if;
end;
when Value_Array =>
if Val.Bounds.D (1).Len <= 32 then
declare
Len : constant Iir_Index32 :=
Iir_Index32 (Val.Bounds.D (1).Len);
Etype : constant Node := Get_Element_Subtype (Vtype);
R_Val, R_Zx : Uns32;
V, Zx : Uns32;
begin
R_Val := 0;
R_Zx := 0;
for I in 1 .. Len loop
To_Logic (Val.Arr.V (I).Scal, Etype, V, Zx);
R_Val := R_Val or Shift_Left (V, Natural (Len - I));
R_Zx := R_Zx or Shift_Left (Zx, Natural (Len - I));
end loop;
if R_Zx = 0 then
return Build_Const_UB32
(Build_Context, R_Val, Uns32 (Len));
else
return Build_Const_UL32
(Build_Context, R_Val, R_Zx, Uns32 (Len));
end if;
end;
else
-- Need Uconst64 / UconstBig
raise Internal_Error;
end if;
when others =>
raise Internal_Error;
end case;
end Get_Net;
end Synth.Context;
|