1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
|
-- Routine to dump (for debugging purpose) a netlist.
-- Copyright (C) 2017 Tristan Gingold
--
-- This file is part of GHDL.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
-- MA 02110-1301, USA.
with Simple_IO; use Simple_IO;
with Utils_IO; use Utils_IO;
with Types_Utils; use Types_Utils;
with Name_Table; use Name_Table;
with Files_Map;
with Netlists.Utils; use Netlists.Utils;
with Netlists.Iterators; use Netlists.Iterators;
with Netlists.Gates; use Netlists.Gates;
with Netlists.Locations;
package body Netlists.Disp_Vhdl is
Flag_Merge_Lit : constant Boolean := True;
procedure Put_Type (W : Width) is
begin
if W = 1 then
Put ("std_logic");
else
Put ("std_logic_vector (");
if W = 0 then
Put ("-1");
else
Put_Uns32 (W - 1);
end if;
Put (" downto 0)");
end if;
end Put_Type;
procedure Put_Id (N : Name_Id) is
begin
Put (Name_Table.Image (N));
end Put_Id;
procedure Put_Name_Version (N : Sname) is
begin
Put_Uns32 (Get_Sname_Version (N));
end Put_Name_Version;
procedure Put_Name_1 (N : Sname)
is
Prefix : Sname;
begin
-- Do not crash on No_Name.
if N = No_Sname then
Put ("*nil*");
return;
end if;
Prefix := Get_Sname_Prefix (N);
if Prefix /= No_Sname then
Put_Name_1 (Prefix);
Put ("_");
end if;
case Get_Sname_Kind (N) is
when Sname_User =>
Put_Id (Get_Sname_Suffix (N));
when Sname_Artificial =>
Put (Image (Get_Sname_Suffix (N)));
when Sname_Version =>
Put ("n");
Put_Name_Version (N);
end case;
end Put_Name_1;
procedure Put_Name (N : Sname) is
begin
-- Do not crash on No_Name.
if N = No_Sname then
Put ("*nil*");
return;
end if;
if Get_Sname_Kind (N) = Sname_User
and then Get_Sname_Prefix (N) = No_Sname
then
Put (Name_Table.Image (Get_Sname_Suffix (N)));
else
Put_Name_1 (N);
end if;
end Put_Name;
procedure Put_Interface_Name (N : Sname) is
begin
-- Do not crash on No_Name.
if N = No_Sname then
Put ("*nil*");
return;
end if;
-- Interface names are not versionned, and don't have prefix.
if Get_Sname_Kind (N) in Sname_User .. Sname_Artificial
and then Get_Sname_Prefix (N) = No_Sname
then
Put (Name_Table.Image (Get_Sname_Suffix (N)));
else
Put ("*err*");
end if;
end Put_Interface_Name;
procedure Disp_Net_Name (N : Net) is
begin
if N = No_Net then
Put ("<unassigned>");
return;
end if;
declare
Inst : constant Instance := Get_Net_Parent (N);
Idx : constant Port_Idx := Get_Port_Idx (N);
M : Module;
Inst_Name : Sname;
Port_Name : Sname;
begin
if Is_Self_Instance (Inst) then
-- For ports of the current module, simply use the port name.
Put_Name (Get_Input_Desc (Get_Module (Inst), Idx).Name);
else
Inst_Name := Get_Instance_Name (Inst);
Put_Name (Inst_Name);
M := Get_Module (Inst);
case Get_Id (M) is
when Id_Signal
| Id_Isignal =>
-- No suffix for signals (it's 'o').
null;
when others =>
Port_Name := Get_Output_Desc (M, Idx).Name;
Put ("_");
Put_Interface_Name (Port_Name);
end case;
end if;
end;
end Disp_Net_Name;
Bchar : constant array (Uns32 range 0 .. 3) of Character := "01ZX";
procedure Disp_Binary_Digit (Va : Uns32; Zx : Uns32; I : Natural) is
begin
Put (Bchar (((Va / 2**I) and 1) + ((Zx / 2**I) and 1) * 2));
end Disp_Binary_Digit;
procedure Disp_Binary_Digits (Va : Uns32; Zx : Uns32; W : Natural) is
begin
for I in 1 .. W loop
Disp_Binary_Digit (Va, Zx, W - I);
end loop;
end Disp_Binary_Digits;
procedure Disp_Instance_Gate (Inst : Instance)
is
Imod : constant Module := Get_Module (Inst);
Idx : Port_Idx;
Max_Idx : Port_Idx;
Name : Sname;
First : Boolean;
Param : Param_Desc;
begin
Put (" ");
Name := Get_Instance_Name (Inst);
if Get_Sname_Kind (Name) = Sname_Version then
Put ("inst_");
Put_Name_Version (Name);
else
Put_Name (Name);
end if;
-- Gate name
Name := Get_Module_Name (Imod);
if Get_Id (Imod) < Id_User_None then
Put (" : gsynth.gate_");
pragma Assert (Get_Sname_Kind (Name) = Sname_Artificial
and then Get_Sname_Prefix (Name) = No_Sname);
Put_Id (Get_Sname_Suffix (Name));
else
Put (" : entity work.");
Put_Name (Name);
end if;
if Get_Nbr_Params (Imod) /= 0 then
Put_Line (" generic map (");
for P in 1 .. Get_Nbr_Params (Inst) loop
Param := Get_Param_Desc (Imod, P - 1);
if P > 1 then
Put_Line (",");
end if;
Put (" ");
Put_Interface_Name (Param.Name);
Put (" => ");
case Param.Typ is
when Param_Uns32 =>
Put_Uns32 (Get_Param_Uns32 (Inst, P - 1));
when Param_Types_Pval =>
declare
Pv : constant Pval := Get_Param_Pval (Inst, P - 1);
Len : constant Uns32 := Get_Pval_Length (Pv);
V : Logic_32;
Off : Uns32;
begin
Put ('"');
V := Read_Pval (Pv, 0);
for I in reverse 0 .. Len - 1 loop
Off := I mod 32;
if Off = 31 then
V := Read_Pval (Pv, I / 32);
end if;
Disp_Binary_Digit (V.Val, V.Zx, Natural (Off));
end loop;
Put ('"');
end;
when Param_Invalid =>
Put ("*invalid*");
end case;
end loop;
Put_Line (")");
Put_Line (" port map (");
else
Put_Line (" port map (");
end if;
First := True;
-- Inputs
Idx := 0;
Max_Idx := Get_Nbr_Inputs (Imod);
for I of Inputs (Inst) loop
if First then
First := False;
else
Put_Line (",");
end if;
Put (" ");
if Idx < Max_Idx then
Put_Interface_Name (Get_Input_Desc (Imod, Idx).Name);
Idx := Idx + 1;
Put (" => ");
end if;
Disp_Net_Name (Get_Driver (I));
end loop;
-- Outputs
Idx := 0;
for O of Outputs (Inst) loop
if First then
First := False;
else
Put_Line (",");
end if;
Put (" ");
Put_Interface_Name (Get_Output_Desc (Imod, Idx).Name);
Idx := Idx + 1;
Put (" => ");
declare
I : Input;
begin
I := Get_First_Sink (O);
if I = No_Input then
Put ("open");
else
Disp_Net_Name (O);
end if;
end;
end loop;
Put_Line (");");
end Disp_Instance_Gate;
function Get_Lit_Quote (Wd : Width) return Character is
begin
if Wd = 1 then
return ''';
else
return '"';
end if;
end Get_Lit_Quote;
procedure Disp_Binary_Lit (Va : Uns32; Zx : Uns32; Wd : Width)
is
Q : constant Character := Get_Lit_Quote (Wd);
begin
Put (Q);
Disp_Binary_Digits (Va, Zx, Natural (Wd));
Put (Q);
end Disp_Binary_Lit;
procedure Disp_Const_Bit (Inst : Instance)
is
W : constant Width := Get_Width (Get_Output (Inst, 0));
Nd : constant Width := W / 32;
Ld : constant Natural := Natural (W mod 32);
begin
Put ('"');
if Ld > 0 then
Disp_Binary_Digits (Get_Param_Uns32 (Inst, Param_Idx (Nd)), 0, Ld);
end if;
for I in reverse 1 .. Nd loop
Disp_Binary_Digits
(Get_Param_Uns32 (Inst, Param_Idx (I - 1)), 0, 32);
end loop;
Put ('"');
end Disp_Const_Bit;
procedure Disp_Const_Log (Inst : Instance)
is
W : constant Width := Get_Width (Get_Output (Inst, 0));
Nd : constant Width := W / 32;
Ld : constant Natural := Natural (W mod 32);
begin
Put ('"');
if Ld > 0 then
Disp_Binary_Digits (Get_Param_Uns32 (Inst, Param_Idx (2 * Nd)),
Get_Param_Uns32 (Inst, Param_Idx (2 * Nd + 1)),
Ld);
end if;
for I in reverse 1 .. Nd loop
Disp_Binary_Digits
(Get_Param_Uns32 (Inst, Param_Idx (2 * (I - 1))),
Get_Param_Uns32 (Inst, Param_Idx (2 * (I - 1)) + 1),
32);
end loop;
Put ('"');
end Disp_Const_Log;
procedure Disp_X_Lit (W : Width; C : Character)
is
Q : constant Character := Get_Lit_Quote (W);
begin
if W <= 8 then
Put (Q);
Put ((1 .. Natural (W) => C));
Put (Q);
else
Put ('(');
Put_Trim (Uns32'Image (W - 1));
Put (" downto 0 => '");
Put (C);
Put ("')");
end if;
end Disp_X_Lit;
procedure Disp_Extract (Inst : Instance);
procedure Disp_Constant_Inline (Inst : Instance)
is
Imod : constant Module := Get_Module (Inst);
O : constant Net := Get_Output (Inst, 0);
begin
case Get_Id (Imod) is
when Id_Const_UB32
| Id_Const_SB32 =>
Disp_Binary_Lit (Get_Param_Uns32 (Inst, 0), 0, Get_Width (O));
when Id_Const_UL32 =>
Disp_Binary_Lit (Get_Param_Uns32 (Inst, 0),
Get_Param_Uns32 (Inst, 1),
Get_Width (O));
when Id_Const_Z =>
Disp_X_Lit (Get_Width (O), 'Z');
when Id_Const_X =>
Disp_X_Lit (Get_Width (O), 'X');
when Id_Const_Bit =>
Disp_Const_Bit (Inst);
when Id_Const_Log =>
Disp_Const_Log (Inst);
when Id_Extract =>
Disp_Extract (Inst);
when others =>
raise Internal_Error;
end case;
end Disp_Constant_Inline;
procedure Disp_Const_Bit (Inst : Instance; Off : Uns32)
is
Val : Uns32;
Zx : Uns32;
begin
case Get_Id (Inst) is
when Id_Const_Bit =>
Zx := 0;
Val := Get_Param_Uns32 (Inst, Param_Idx (Off / 32));
Val := Shift_Right (Val, Natural (Off mod 32)) and 1;
when Id_Const_Log =>
Zx := Get_Param_Uns32 (Inst, 2 * Param_Idx (Off / 32) + 1);
Zx := Shift_Right (Zx, Natural (Off mod 32)) and 1;
Val := Get_Param_Uns32 (Inst, 2 * Param_Idx (Off / 32));
Val := Shift_Right (Val, Natural (Off mod 32)) and 1;
when Id_Const_UB32 =>
Zx := 0;
if Off < 32 then
Val := Get_Param_Uns32 (Inst, 0);
else
Val := 0;
end if;
Val := Shift_Right (Val, Natural (Off mod 32)) and 1;
when Id_Const_X =>
Zx := 1;
Val := 1;
when others =>
raise Internal_Error;
end case;
Put (Bchar (Zx * 2 + Val));
end Disp_Const_Bit;
procedure Disp_Memory_Init_Full (W : Width; Val : Character) is
begin
Put (" (others => ");
if W = 1 then
Put ("'");
Put (Val);
Put ("'");
else
Put ("(others => '");
Put (Val);
Put ("')");
end if;
Put_Line (");");
end Disp_Memory_Init_Full;
procedure Disp_Memory_Init (Val : Net; W : Width; Depth : Width)
is
Inst : constant Instance := Get_Net_Parent (Val);
Q : constant Character := Get_Lit_Quote (W);
begin
case Get_Id (Inst) is
when Id_Const_X =>
Disp_Memory_Init_Full (W, 'X');
return;
when Id_Const_UB32 =>
if Get_Param_Uns32 (Inst, 0) = 0 then
Disp_Memory_Init_Full (W, '0');
return;
end if;
when others =>
null;
end case;
New_Line;
for I in reverse 0 .. Depth - 1 loop
Put (" ");
if I = Depth - 1 then
Put ("(");
else
Put (" ");
end if;
Put_Uns32 (I);
Put (" => ");
Put (Q);
for J in reverse 0 .. W - 1 loop
Disp_Const_Bit (Inst, I * W + J);
end loop;
Put (Q);
if I /= 0 then
Put_Line (",");
else
Put_Line (");");
end if;
end loop;
end Disp_Memory_Init;
function Need_Name (Inst : Instance) return Boolean
is
Id : constant Module_Id := Get_Id (Inst);
begin
case Id is
when Id_Extract
| Id_Dyn_Extract
| Id_Dyn_Insert
| Id_Utrunc
| Id_Strunc =>
return True;
when Id_User_None .. Module_Id'Last =>
return True;
when others =>
return False;
end case;
end Need_Name;
-- Return True if constant INST is connected to an instance that needs
-- a name. In that case, a signal will be created and driven.
function Need_Signal (Inst : Instance) return Boolean
is
I : Input;
begin
I := Get_First_Sink (Get_Output (Inst, 0));
while I /= No_Input loop
if Need_Name (Get_Input_Parent (I)) then
return True;
end if;
I := Get_Next_Sink (I);
end loop;
return False;
end Need_Signal;
type Conv_Type is (Conv_None, Conv_Slv, Conv_Unsigned, Conv_Signed);
procedure Disp_Net_Expr (N : Net; Inst : Instance; Conv : Conv_Type)
is
Net_Inst : Instance;
begin
if N = No_Net then
Put ("<unassigned>");
return;
end if;
Net_Inst := Get_Net_Parent (N);
if Flag_Merge_Lit
and then Is_Const_Module (Get_Id (Net_Inst))
and then not Need_Name (Inst)
then
case Conv is
when Conv_None =>
Disp_Constant_Inline (Net_Inst);
when Conv_Slv =>
if Get_Width (N) = 1 then
Put ("std_logic'(");
else
Put ("std_logic_vector'(");
end if;
Disp_Constant_Inline (Net_Inst);
Put (")");
when Conv_Unsigned =>
Put ("unsigned'(");
Disp_Constant_Inline (Net_Inst);
Put (")");
when Conv_Signed =>
Put ("signed'(");
Disp_Constant_Inline (Net_Inst);
Put (")");
end case;
else
case Conv is
when Conv_None
| Conv_Slv =>
Disp_Net_Name (N);
when Conv_Unsigned =>
Put ("unsigned");
if Get_Width (N) = 1 then
Put ("'(1 => ");
else
Put (" (");
end if;
Disp_Net_Name (N);
Put (")");
when Conv_Signed =>
Put ("signed");
if Get_Width (N) = 1 then
Put ("'(1 => ");
else
Put (" (");
end if;
Disp_Net_Name (N);
Put (")");
end case;
end if;
end Disp_Net_Expr;
NL : constant Character := ASCII.LF;
type Uns32_Array is array (Natural range <>) of Uns32;
No_Uns32_Arr : constant Uns32_Array := (1 .. 0 => 0);
-- Template:
-- \[C]AN
-- C: conversion u: unsigned, s: signed, f: force logic
-- A: argument o: output, i: input, n: value, p: parameter, l: label
-- N: argument number (0-9)
procedure Disp_Template
(S : String; Inst : Instance; Val : Uns32_Array := No_Uns32_Arr)
is
I : Positive;
C : Character;
Idx : Natural;
N : Net;
Conv : Conv_Type;
V : Uns32;
begin
I := S'First;
while I <= S'Last loop
C := S (I);
-- Escape character.
if C = '\' then
I := I + 1;
-- Conversion (optional).
if S (I) = 'u' then
Conv := Conv_Unsigned;
I := I + 1;
elsif S (I) = 's' then
Conv := Conv_Signed;
I := I + 1;
elsif S (I) = 'f' then
Conv := Conv_Slv;
I := I + 1;
else
Conv := Conv_None;
end if;
Idx := Character'Pos (S (I + 1)) - Character'Pos ('0');
case S (I) is
when 'o' =>
pragma Assert (Conv = Conv_None);
N := Get_Output (Inst, Port_Idx (Idx));
Disp_Net_Name (N);
when 'i' =>
N := Get_Input_Net (Inst, Port_Idx (Idx));
Disp_Net_Expr (N, Inst, Conv);
when 'n' =>
V := Val (Idx);
Put_Uns32 (V);
when 'p' =>
V := Get_Param_Uns32 (Inst, Param_Idx (Idx));
case Conv is
when Conv_None
| Conv_Unsigned
| Conv_Slv =>
Put_Uns32 (V);
when Conv_Signed =>
Put_Int32 (To_Int32 (V));
end case;
when 'l' =>
pragma Assert (Idx = 0);
pragma Assert (Conv = Conv_None);
Put_Name (Get_Instance_Name (Inst));
when others =>
raise Internal_Error;
end case;
I := I + 2;
else
Put (C);
I := I + 1;
end if;
end loop;
end Disp_Template;
procedure Disp_Extract (Inst : Instance)
is
O : constant Net := Get_Output (Inst, 0);
I : constant Net := Get_Input_Net (Inst, 0);
Wd : constant Width := Get_Width (O);
Off : constant Uns32 := Get_Param_Uns32 (Inst, 0);
begin
Disp_Template ("\i0", Inst);
if Get_Width (I) > 1 then
-- If width is 1, the signal is declared as a scalar and
-- therefore cannot be indexed.
if Wd > 1 then
Disp_Template (" (\n0 downto \n1)", Inst,
(0 => Off + Wd - 1, 1 => Off));
elsif Wd = 1 then
Disp_Template (" (\n0)", Inst, (0 => Off));
else
Disp_Template (" (-1 downto 0)", Inst);
end if;
end if;
end Disp_Extract;
procedure Disp_Memory (Mem : Instance)
is
Ports : constant Net := Get_Output (Mem, 0);
Port : Net;
Port_Inst : Instance;
S : Net;
Data_W : Width;
Depth : Uns32;
begin
-- Display a process, with as sensitivity elements:
-- * write clocks
-- * read address
-- As statements:
Data_W := 0;
Put (" process (");
Port := Ports;
loop
Port_Inst := Get_Input_Parent (Get_First_Sink (Port));
case Get_Id (Port_Inst) is
when Id_Mem_Wr_Sync =>
-- Clock
S := Get_Input_Net (Port_Inst, 2);
Data_W := Get_Width (Get_Input_Net (Port_Inst, 4));
when Id_Mem_Rd =>
-- Address
S := Get_Input_Net (Port_Inst, 1);
Data_W := Get_Width (Get_Output (Port_Inst, 1));
when Id_Mem_Rd_Sync =>
-- Clock
S := Get_Input_Net (Port_Inst, 2);
Data_W := Get_Width (Get_Output (Port_Inst, 1));
when Id_Memory
| Id_Memory_Init =>
exit;
when others =>
raise Internal_Error;
end case;
if Port /= Ports then
Put (", ");
end if;
Disp_Net_Name (S);
Port := Get_Output (Port_Inst, 0);
end loop;
Put_Line (") is");
Depth := Get_Width (Ports) / Data_W;
-- Declare the memory.
Disp_Template (" type \o0_type is array (0 to \n0)" & NL,
Mem, (0 => Depth - 1));
if Data_W = 1 then
Disp_Template (" of std_logic;" & NL, Mem);
else
Disp_Template (" of std_logic_vector (\n0 downto 0);" & NL,
Mem, (0 => Data_W - 1));
end if;
Disp_Template (" variable \o0 : \o0_type", Mem);
if Get_Id (Mem) = Id_Memory_Init then
declare
Val : Net;
Val_Inst : Instance;
begin
Val := Get_Input_Net (Mem, 1);
Val_Inst := Get_Net_Parent (Val);
if Get_Id (Val_Inst) = Id_Isignal then
Val := Get_Input_Net (Val_Inst, 1);
end if;
Put (" :=");
Disp_Memory_Init (Val, Data_W, Depth);
end;
else
Put_Line (";");
end if;
Put_Line (" begin");
Port := Ports;
loop
Port_Inst := Get_Input_Parent (Get_First_Sink (Port));
case Get_Id (Port_Inst) is
when Id_Mem_Wr_Sync =>
Disp_Template
(" if rising_edge(\i2) and (\fi3 = '1') then" & NL,
Port_Inst);
Disp_Template (" \o0 (", Mem);
Disp_Template ("to_integer (\ui1)) := \i4;" & NL, Port_Inst);
Put_Line (" end if;");
when Id_Mem_Rd =>
Disp_Template (" \o1 <= ", Port_Inst);
Disp_Template ("\o0", Mem);
Disp_Template ("(to_integer (\ui1));" & NL, Port_Inst);
when Id_Mem_Rd_Sync =>
Disp_Template
(" if rising_edge(\i2) and (\fi3 = '1') then" & NL,
Port_Inst);
Disp_Template (" \o1 <= ", Port_Inst);
Disp_Template ("\o0", Mem);
Disp_Template ("(to_integer (\ui1));" & NL, Port_Inst);
Put_Line (" end if;");
when Id_Memory
| Id_Memory_Init =>
exit;
when others =>
raise Internal_Error;
end case;
Port := Get_Output (Port_Inst, 0);
end loop;
Put_Line (" end process;");
end Disp_Memory;
procedure Disp_Instance_Inline (Inst : Instance)
is
Imod : constant Module := Get_Module (Inst);
Loc : constant Location_Type := Locations.Get_Location (Inst);
Id : constant Module_Id := Get_Id (Imod);
begin
if Loc /= No_Location then
declare
File : Name_Id;
Line : Positive;
Col : Natural;
begin
Files_Map.Location_To_Position (Loc, File, Line, Col);
Put (" -- ");
Put_Id (File);
Put (':');
Put_Uns32 (Uns32 (Line));
Put (':');
Put_Uns32 (Uns32 (Col));
New_Line;
end;
end if;
case Id is
when Id_Memory
| Id_Memory_Init =>
Disp_Memory (Inst);
when Id_Mem_Rd
| Id_Mem_Rd_Sync
| Id_Mem_Wr_Sync =>
null;
when Id_Output =>
Disp_Template (" \o0 <= \i0; -- (output)" & NL, Inst);
when Id_Inout =>
-- Gates inout are special: output 1 must be connected to an
-- output (with the is_inout flag set) of the module.
Disp_Template (" \o1 <= \i0; -- (inout - port)" & NL, Inst);
Disp_Template (" \o0 <= ", Inst);
declare
Inp : constant Input := Get_First_Sink (Get_Output (Inst, 1));
Iinst : constant Instance := Get_Input_Parent (Inp);
begin
Put_Name (Get_Output_Name (Get_Module (Iinst),
Get_Port_Idx (Inp)));
end;
Put ("; -- (inout - read)" & NL);
when Id_Signal =>
Disp_Template (" \o0 <= \i0; -- (signal)" & NL, Inst);
when Id_Isignal =>
Disp_Template (" \o0 <= \i0; -- (isignal)" & NL, Inst);
when Id_Port =>
Disp_Template (" \o0 <= \i0; -- (port)" & NL, Inst);
when Id_Nop =>
Disp_Template (" \o0 <= \i0; -- (nop)" & NL, Inst);
when Id_Not =>
Disp_Template (" \o0 <= not \i0;" & NL, Inst);
when Id_Neg =>
Disp_Template (" \o0 <= std_logic_vector(-\si0);" & NL, Inst);
when Id_Abs=>
Disp_Template (" \o0 <= std_logic_vector(abs \si0);" & NL, Inst);
when Id_Extract =>
Disp_Template (" \o0 <= ", Inst);
Disp_Extract (Inst);
Put_Line (";");
when Id_Memidx =>
declare
O : constant Net := Get_Output (Inst, 0);
Wd : constant Width := Get_Width (O);
Step : constant Uns32 := Get_Param_Uns32 (Inst, 0);
begin
if Step /= 1 then
Disp_Template
(" \o0 <= std_logic_vector (resize (resize (", Inst);
if Get_Width (Get_Input_Net (Inst, 0)) = 1 then
Disp_Template ("unsigned'(0 => \i0)", Inst);
else
Disp_Template ("\ui0", Inst);
end if;
Disp_Template
(", \n0) * \up0, \n0));" & NL, Inst, (0 => Wd));
else
Disp_Template (" \o0 <= \i0;" & NL, Inst);
end if;
end;
when Id_Addidx =>
declare
W0 : constant Width := Get_Width (Get_Input_Net (Inst, 0));
W1 : constant Width := Get_Width (Get_Input_Net (Inst, 1));
begin
if W0 > W1 then
Disp_Template
(" \o0 <= std_logic_vector (\ui0 + resize(\ui1, \n0));"
& NL, Inst, (0 => W0));
elsif W0 < W1 then
Disp_Template
(" \o0 <= std_logic_vector (resize (\ui0, \n0) + \ui1);"
& NL, Inst, (0 => W1));
else
pragma Assert (W0 = W1);
Disp_Template
(" \o0 <= std_logic_vector (\ui0 + \ui1);"
& NL, Inst);
end if;
end;
when Id_Dyn_Extract =>
declare
O : constant Net := Get_Output (Inst, 0);
Wd : constant Width := Get_Width (O);
Off : constant Uns32 := Get_Param_Uns32 (Inst, 0);
begin
Disp_Template (" \o0 <= \i0", Inst);
if Wd /= 0 then
Disp_Template (" (to_integer (\ui1)", Inst);
if Off /= 0 then
Disp_Template (" + \n0", Inst, (0 => Off));
end if;
if Wd > 1 then
Disp_Template (" + \n0 - 1 downto to_integer (\ui1)",
Inst, (0 => Wd));
if Off /= 0 then
Disp_Template (" + \n0", Inst, (0 => Off));
end if;
end if;
Put (")");
end if;
Put_Line (";");
end;
when Id_Dyn_Insert
| Id_Dyn_Insert_En =>
declare
-- I0: Input, I1: Value, I2: position
-- P0: offset
I0 : constant Net := Get_Input_Net (Inst, 0);
I1 : constant Net := Get_Input_Net (Inst, 1);
I2 : constant Net := Get_Input_Net (Inst, 2);
Iarr : constant Net_Array (0 .. 2) := (I0, I1, I2);
Iw : constant Width := Get_Width (Get_Input_Net (Inst, 1));
First : Boolean;
begin
Put (" process (");
First := True;
for I in Iarr'Range loop
if (Get_Id (Get_Net_Parent (Iarr (I)))
not in Constant_Module_Id)
then
if First then
First := False;
else
Put (", ");
end if;
Disp_Net_Name (Iarr (I));
end if;
end loop;
Put (")" & NL);
Disp_Template
(" begin" & NL &
" \o0 <= \i0;" & NL,
Inst);
if Id = Id_Dyn_Insert_En then
-- TODO: fix indentation.
Disp_Template (" if \i3 = '1' then" & NL, Inst);
end if;
Disp_Template
(" \o0 (", Inst);
if Iw > 1 then
Disp_Template
("to_integer (\ui2) + (\sp0 + \n0)" & NL &
" downto ",
Inst, (0 => Iw - 1));
end if;
Disp_Template
("to_integer (\ui2) + (\sp0))" &
" <= \i1;" & NL,
Inst);
if Id = Id_Dyn_Insert_En then
Disp_Template (" end if;" & NL, Inst);
end if;
Disp_Template
(" end process;" & NL,
Inst);
end;
when Id_Const_UB32
| Id_Const_UL32
| Id_Const_Z
| Id_Const_X =>
Disp_Template (" \o0 <= ", Inst);
Disp_Constant_Inline (Inst);
Put_Line (";");
when Id_Const_Bit =>
null;
when Id_Adff
| Id_Iadff =>
Disp_Template (" process (\i0, \i2)" & NL &
" begin" & NL &
" if \i2 = '1' then" & NL &
" \o0 <= \i3;" & NL &
" elsif rising_edge (\i0) then" & NL &
" \o0 <= \i1;" & NL &
" end if;" & NL &
" end process;" & NL, Inst);
when Id_Dff
| Id_Idff =>
Disp_Template (" process (\i0)" & NL &
" begin" & NL &
" if rising_edge (\i0) then" & NL &
" \o0 <= \i1;" & NL &
" end if;" & NL &
" end process;" & NL, Inst);
when Id_Mux2 =>
Disp_Template
(" \o0 <= \i1 when \fi0 = '0' else \i2;" & NL, Inst);
when Id_Mux4 =>
Disp_Template (" with \i0 select \o0 <=" & NL &
" \i1 when ""00""," & NL &
" \i2 when ""01""," & NL &
" \i3 when ""10""," & NL &
" \i4 when ""11""," & NL, Inst);
Put (" ");
Disp_X_Lit (Get_Width (Get_Output (Inst, 0)), 'X');
Put_Line (" when others;");
when Id_Add =>
if Get_Width (Get_Output (Inst, 0)) = 1 then
Disp_Template (" \o0 <= \i0 xor \i1; -- add" & NL, Inst);
else
Disp_Template (" \o0 <= std_logic_vector (\ui0 + \ui1);" & NL,
Inst);
end if;
when Id_Sub =>
if Get_Width (Get_Output (Inst, 0)) = 1 then
Disp_Template (" \o0 <= \i0 xor \i1; -- sub" & NL, Inst);
else
Disp_Template (" \o0 <= std_logic_vector (\ui0 - \ui1);" & NL,
Inst);
end if;
when Id_Umin =>
Disp_Template (" \o0 <= \i0 when \ui0 < \ui1 else \i1;" & NL,
Inst);
when Id_Smin =>
Disp_Template (" \o0 <= \i0 when \si0 < \si1 else \i1;" & NL,
Inst);
when Id_Umax =>
Disp_Template (" \o0 <= \i0 when \ui0 > \ui1 else \i1;" & NL,
Inst);
when Id_Smax =>
Disp_Template (" \o0 <= \i0 when \si0 > \si1 else \i1;" & NL,
Inst);
when Id_Umul =>
Disp_Template
(" \o0 <= std_logic_vector (resize (\ui0 * \ui1, \n0));" & NL,
Inst, (0 => Get_Width (Get_Output (Inst, 0))));
when Id_Smul =>
Disp_Template
(" \o0 <= std_logic_vector (resize (\si0 * \si1, \n0));" & NL,
Inst, (0 => Get_Width (Get_Output (Inst, 0))));
when Id_Smod =>
Disp_Template
(" \o0 <= std_logic_vector (\si0 mod \si1);" & NL, Inst);
when Id_Srem =>
Disp_Template
(" \o0 <= std_logic_vector (\si0 rem \si1);" & NL, Inst);
when Id_Umod =>
Disp_Template
(" \o0 <= std_logic_vector (\ui0 mod \ui1);" & NL, Inst);
when Id_Sdiv =>
Disp_Template
(" \o0 <= std_logic_vector (\si0 / \si1);" & NL, Inst);
when Id_Udiv =>
Disp_Template
(" \o0 <= std_logic_vector (\ui0 / \ui1);" & NL, Inst);
when Id_Lsl =>
Disp_Template
(" \o0 <= std_logic_vector "
& "(shift_left (\ui0, to_integer (\ui1)));" & NL, Inst);
when Id_Lsr =>
Disp_Template
(" \o0 <= std_logic_vector "
& "(shift_right (\ui0, to_integer(\ui1)));" & NL, Inst);
when Id_Asr =>
Disp_Template
(" \o0 <= std_logic_vector "
& "(shift_right (\si0, to_integer (\ui1)));" & NL, Inst);
when Id_Rol =>
Disp_Template
(" \o0 <= std_logic_vector "
& "(rotate_left (\ui0, to_integer (\ui1)));" & NL, Inst);
when Id_Ult =>
Disp_Template (" \o0 <= '1' when \ui0 < \ui1 else '0';" & NL,
Inst);
when Id_Ule =>
Disp_Template (" \o0 <= '1' when \ui0 <= \ui1 else '0';" & NL,
Inst);
when Id_Ugt =>
Disp_Template (" \o0 <= '1' when \ui0 > \ui1 else '0';" & NL,
Inst);
when Id_Uge =>
Disp_Template (" \o0 <= '1' when \ui0 >= \ui1 else '0';" & NL,
Inst);
when Id_Slt =>
Disp_Template (" \o0 <= '1' when \si0 < \si1 else '0';" & NL,
Inst);
when Id_Sle =>
Disp_Template (" \o0 <= '1' when \si0 <= \si1 else '0';" & NL,
Inst);
when Id_Sgt =>
Disp_Template (" \o0 <= '1' when \si0 > \si1 else '0';" & NL,
Inst);
when Id_Sge =>
Disp_Template (" \o0 <= '1' when \si0 >= \si1 else '0';" & NL,
Inst);
when Id_Eq =>
Disp_Template (" \o0 <= '1' when \fi0 = \i1 else '0';" & NL,
Inst);
when Id_Ne =>
Disp_Template (" \o0 <= '1' when \fi0 /= \i1 else '0';" & NL,
Inst);
when Id_Or =>
Disp_Template (" \o0 <= \i0 or \i1;" & NL, Inst);
when Id_And =>
Disp_Template (" \o0 <= \i0 and \i1;" & NL, Inst);
when Id_Xor =>
Disp_Template (" \o0 <= \i0 xor \i1;" & NL, Inst);
when Id_Nor =>
Disp_Template (" \o0 <= \i0 nor \i1;" & NL, Inst);
when Id_Nand =>
Disp_Template (" \o0 <= \i0 nand \i1;" & NL, Inst);
when Id_Xnor =>
Disp_Template (" \o0 <= \i0 xnor \i1;" & NL, Inst);
when Id_Concat2 =>
declare
Wd : constant Width := Get_Width (Get_Output (Inst, 0));
begin
if Wd = 1 then
if Get_Width (Get_Input_Net (Inst, 0)) = 0 then
Disp_Template (" \o0 <= \i1; -- concat" & NL, Inst);
else
Disp_Template (" \o0 <= \i0; -- concat" & NL, Inst);
end if;
else
Disp_Template (" \o0 <= \i0 & \i1;" & NL, Inst);
end if;
end;
when Id_Concat3 =>
Disp_Template (" \o0 <= \i0 & \i1 & \i2;" & NL, Inst);
when Id_Concat4 =>
Disp_Template (" \o0 <= \i0 & \i1 & \i2 & \i3;" & NL, Inst);
when Id_Concatn =>
Disp_Template (" \o0 <= \i0", Inst);
for I in 1 .. Get_Nbr_Inputs (Inst) - 1 loop
Disp_Template (" & ", Inst);
Disp_Net_Expr (Get_Input_Net (Inst, I), Inst, Conv_None);
end loop;
Disp_Template(";" & NL, Inst);
when Id_Utrunc
| Id_Strunc =>
declare
W : constant Width := Get_Width (Get_Output (Inst, 0));
begin
if W = 0 then
-- Do not try to slice the input, as it can be a single
-- wire.
Disp_Template (" \o0 <= """"", Inst);
else
Disp_Template (" \o0 <= \i0 ", Inst);
if W = 1 then
Disp_Template ("(0)", Inst);
else
Disp_Template ("(\n0 downto 0)", Inst, (0 => W - 1));
end if;
end if;
Disp_Template ("; -- trunc" & NL, Inst);
end;
when Id_Uextend =>
declare
Ow : constant Width := Get_Width (Get_Output (Inst, 0));
Iw : constant Width := Get_Width (Get_Input_Net (Inst, 0));
begin
pragma Assert (Ow > Iw);
Disp_Template (" \o0 <= """, Inst);
Put ((1 .. Natural (Ow - Iw) => '0'));
Disp_Template (""" & \i0; -- uext" & NL, Inst);
end;
when Id_Sextend =>
declare
Ow : constant Width := Get_Width (Get_Output (Inst, 0));
Iw : constant Width := Get_Width (Get_Input_Net (Inst, 0));
begin
pragma Assert (Ow > Iw);
Disp_Template (" \o0 <= ", Inst);
if Iw = 1 then
Disp_Template ("(\n0 downto 0 => \i0); -- sext" & NL,
Inst, (0 => Ow));
else
Disp_Template
("std_logic_vector (resize (\si0, \n0)); -- sext" & NL,
Inst, (0 => Ow));
end if;
end;
when Id_Red_Or =>
declare
Iw : constant Width := Get_Width (Get_Input_Net (Inst, 0));
begin
if Iw > 1 then
Disp_Template
(" \o0 <= '1' when \i0 /= (\n0 downto 0 => '0') else '0';"
& NL, Inst, (0 => Iw - 1));
else
Disp_Template
(" \o0 <= \i0; -- reduce or" & NL, Inst);
end if;
end;
when Id_Red_And =>
declare
Iw : constant Width := Get_Width (Get_Input_Net (Inst, 0));
begin
if Iw > 1 then
Disp_Template
(" \o0 <= '1' when \i0 = (\n0 downto 0 => '1') else '0';"
& NL, Inst, (0 => Iw - 1));
else
Disp_Template
(" \o0 <= \i0; -- reduce and" & NL, Inst);
end if;
end;
when Id_Edge =>
Disp_Template
(" \o0 <= '1' when rising_edge (\i0) else '0';" & NL, Inst);
when Id_Assert =>
Disp_Template
(" \l0: assert \i0 = '1' severity error;" & NL, Inst);
when Id_Assume =>
Disp_Template
(" \l0: assert \i0 = '1' severity warning; -- assume" & NL,
Inst);
when Id_Cover =>
Disp_Template
(" \l0: assert \i0 = '1' severity note; -- cover" & NL,
Inst);
when Id_Assert_Cover =>
Disp_Template
(" \l0: assert \i0 = '1' severity note; -- assert_cover" & NL,
Inst);
when others =>
Disp_Instance_Gate (Inst);
end case;
end Disp_Instance_Inline;
procedure Disp_Architecture_Declarations (M : Module)
is
Id : Module_Id;
begin
-- Display signal declarations.
-- There are as many signals as gate outputs.
for Inst of Instances (M) loop
Id := Get_Id (Inst);
case Id is
when Id_Memory
| Id_Memory_Init =>
-- For memories: skip the chain.
null;
when Id_Mem_Wr_Sync =>
-- For memories: skip the chain.
null;
when Id_Mem_Rd
| Id_Mem_Rd_Sync =>
-- For memories: skip the chain.
declare
N : constant Net := Get_Output (Inst, 1);
begin
Put (" signal ");
Disp_Net_Name (N);
Put (" : ");
Put_Type (Get_Width (N));
Put_Line (";");
end;
when others =>
if not Is_Self_Instance (Inst)
and then not (Flag_Merge_Lit
and then Id in Constant_Module_Id
and then Id < Id_User_None
and then not Need_Signal (Inst))
then
for N of Outputs (Inst) loop
if Id in Constant_Module_Id then
Put (" constant ");
else
Put (" signal ");
end if;
Disp_Net_Name (N);
Put (" : ");
Put_Type (Get_Width (N));
case Id is
when Id_Idff =>
Put (" := ");
Disp_Constant_Inline
(Get_Net_Parent (Get_Input_Net (Inst, 2)));
when Id_Iadff =>
Put (" := ");
Disp_Constant_Inline
(Get_Net_Parent (Get_Input_Net (Inst, 4)));
when Constant_Module_Id =>
Put (" := ");
Disp_Constant_Inline (Inst);
when others =>
null;
end case;
Put_Line (";");
end loop;
end if;
end case;
end loop;
end Disp_Architecture_Declarations;
procedure Disp_Architecture_Statements (M : Module)
is
Self_Inst : constant Instance := Get_Self_Instance (M);
begin
-- Output assignments.
declare
Idx : Port_Idx;
begin
Idx := 0;
for I of Inputs (Self_Inst) loop
Put (" ");
Put_Name (Get_Output_Desc (M, Idx).Name);
Put (" <= ");
Disp_Net_Name (Get_Driver (I));
Put_Line (";");
Idx := Idx + 1;
end loop;
end;
for Inst of Instances (M) loop
if not (Flag_Merge_Lit
and then Is_Const_Module (Get_Id (Inst)))
then
Disp_Instance_Inline (Inst);
end if;
end loop;
end Disp_Architecture_Statements;
procedure Disp_Architecture (M : Module)
is
Self_Inst : constant Instance := Get_Self_Instance (M);
begin
if Self_Inst = No_Instance then
-- Not defined.
return;
end if;
Put ("architecture rtl of ");
Put_Name (Get_Module_Name (M));
Put_Line (" is");
-- Dummy display:
-- * generate one signal per net
-- * generate instances
Disp_Architecture_Declarations (M);
Put_Line ("begin");
Disp_Architecture_Statements (M);
Put_Line ("end rtl;");
New_Line;
end Disp_Architecture;
procedure Disp_Entity_Port
(Desc : Port_Desc; Dir : Port_Kind; First : in out Boolean) is
begin
if First then
Put_Line (" port (");
First := False;
else
Put_Line (";");
end if;
Put (" ");
Put_Name (Desc.Name);
Put (" : ");
case Dir is
when Port_In =>
Put ("in");
when Port_Out =>
Put ("out");
when Port_Inout =>
raise Internal_Error;
end case;
Put (' ');
Put_Type (Desc.W);
end Disp_Entity_Port;
procedure Disp_Entity_Ports (M : Module)
is
First : Boolean;
begin
First := True;
for I in 1 .. Get_Nbr_Inputs (M) loop
Disp_Entity_Port (Get_Input_Desc (M, I - 1), Port_In, First);
end loop;
for I in 1 .. Get_Nbr_Outputs (M) loop
Disp_Entity_Port (Get_Output_Desc (M, I - 1), Port_Out, First);
end loop;
if not First then
Put_Line (");");
end if;
end Disp_Entity_Ports;
procedure Disp_Entity_Generics (M : Module)
is
Nbr : constant Param_Nbr := Get_Nbr_Params (M);
Desc : Param_Desc;
begin
if Nbr = 0 then
return;
end if;
for I in 1 .. Nbr loop
if I = 1 then
Put_Line (" generic (");
else
Put_Line (";");
end if;
Desc := Get_Param_Desc (M, I - 1);
Put (" ");
Put_Name (Desc.Name);
Put (" : ");
Put ("std_logic_vector");
end loop;
Put_Line (");");
end Disp_Entity_Generics;
procedure Disp_Entity (M : Module) is
begin
-- Module id and name.
Put_Line ("library ieee;");
Put_Line ("use ieee.std_logic_1164.all;");
Put_Line ("use ieee.numeric_std.all;");
New_Line;
Put ("entity ");
Put_Name (Get_Module_Name (M));
Put_Line (" is");
Disp_Entity_Generics (M);
Disp_Entity_Ports (M);
Put ("end entity ");
Put_Name (Get_Module_Name (M));
Put_Line (";");
New_Line;
end Disp_Entity;
procedure Disp_Vhdl (M : Module; Is_Top : Boolean) is
begin
-- Disp in reverse order.
declare
Num : Natural;
begin
Num := 0;
for S of Sub_Modules (M) loop
if Get_Id (S) >= Id_User_None then
Num := Num + 1;
end if;
end loop;
declare
type Module_Array is array (1 .. Num) of Module;
Modules : Module_Array;
begin
Num := 0;
for S of Sub_Modules (M) loop
if Get_Id (S) >= Id_User_None then
Num := Num + 1;
Modules (Num) := S;
end if;
end loop;
for I in reverse Modules'Range loop
Disp_Vhdl (Modules (I), False);
end loop;
end;
end;
if not Is_Top then
Disp_Entity (M);
Disp_Architecture (M);
end if;
end Disp_Vhdl;
procedure Disp_Vhdl (M : Module) is
begin
Disp_Vhdl (M, True);
end Disp_Vhdl;
end Netlists.Disp_Vhdl;
|