1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
|
-- Mcode back-end for ortho - Binary X86 instructions generator.
-- Copyright (C) 2006 Tristan Gingold
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <gnu.org/licenses>.
with Ortho_Code.Abi;
with Ortho_Code.Decls;
with Ortho_Code.Types;
with Ortho_Code.Consts;
with Ortho_Code.Debug;
with Ortho_Code.X86.Insns;
with Ortho_Code.X86.Flags;
with Ortho_Code.Flags;
with Ortho_Code.Dwarf;
with Ortho_Code.Binary; use Ortho_Code.Binary;
with Ortho_Ident;
with Ada.Text_IO;
with Interfaces; use Interfaces;
package body Ortho_Code.X86.Emits is
type Insn_Size is (Sz_8, Sz_16, Sz_32, Sz_32l, Sz_32h, Sz_64);
-- Sz_64 if M64 or Sz_32
Sz_Ptr : constant Insn_Size := Insn_Size'Val
(Boolean'Pos (Flags.M64) * Insn_Size'Pos (Sz_64)
+ Boolean'Pos (not Flags.M64) * Insn_Size'Pos (Sz_32));
-- For FP, size doesn't matter in modrm and SIB. But don't emit the REX.W
-- prefix, that's useless.
Sz_Fp : constant Insn_Size := Sz_32;
type Int_Mode_To_Size_Array is array (Mode_U8 .. Mode_I64) of Insn_Size;
Int_Mode_To_Size : constant Int_Mode_To_Size_Array :=
(Mode_U8 | Mode_I8 => Sz_8,
Mode_U16 | Mode_I16 => Sz_16,
Mode_U32 | Mode_I32 => Sz_32,
Mode_U64 | Mode_I64 => Sz_64);
-- For 64 bit to 32 bit conversion, we need an extra register. Just before
-- the conversion, there is an OE_Reg instruction containing the extra
-- register. Its value is saved here.
Reg_Helper : O_Reg;
Subprg_Pc : Pc_Type;
-- x86 opcodes.
Opc_Data16 : constant := 16#66#;
-- Opc_Rex : constant := 16#40#;
Opc_Rex_W : constant := 16#48#;
Opc_Rex_R : constant := 16#44#;
Opc_Rex_X : constant := 16#42#;
Opc_Rex_B : constant := 16#41#;
Opc_Into : constant := 16#ce#;
Opc_Cdq : constant := 16#99#;
Opc_Int : constant := 16#cd#;
Opc_Addl_Reg_Rm : constant := 16#03#;
Opc_Xorl_Rm_Reg : constant := 16#31#;
Opc_Subl_Reg_Rm : constant := 16#2b#; -- Reg <- Reg - Rm
Opc_Cmpl_Rm_Reg : constant := 16#39#;
Opc_Leal_Reg_Rm : constant := 16#8d#;
Opc_Movb_Imm_Reg : constant := 16#b0#;
Opc_Movl_Imm_Reg : constant := 16#b8#;
Opc_Movsxd_Reg_Rm : constant := 16#63#;
Opc_Imul_Reg_Rm_Imm32 : constant := 16#69#;
Opc_Imul_Reg_Rm_Imm8 : constant := 16#6b#;
Opc_Mov_Rm_Imm : constant := 16#c6#; -- Eb,Ib or Ev,Iz (grp11, opc2=0)
Opc_Mov_Rm_Reg : constant := 16#88#; -- Store: Eb,Gb or Ev,Gv
Opc_Mov_Reg_Rm : constant := 16#8a#; -- Load: Gb,Eb or Gv,Ev
Opc_Movl_Reg_Rm : constant := 16#8b#; -- Load: Gv,Ev
-- Opc_Grp1_Rm_Imm : constant := 16#80#;
Opc_Grp1b_Rm_Imm8 : constant := 16#80#;
Opc_Grp1v_Rm_Imm32 : constant := 16#81#;
-- Opc_Grp1b_Rm_Imm8 : constant := 16#82#; -- Should not be used.
Opc_Grp1v_Rm_Imm8 : constant := 16#83#;
Opc2_Grp1_Add : constant := 2#000_000#; -- Second byte
Opc2_Grp1_Or : constant := 2#001_000#; -- Second byte
Opc2_Grp1_Adc : constant := 2#010_000#; -- Second byte
Opc2_Grp1_Sbb : constant := 2#011_000#; -- Second byte
Opc2_Grp1_And : constant := 2#100_000#; -- Second byte
Opc2_Grp1_Sub : constant := 2#101_000#; -- Second byte
Opc2_Grp1_Xor : constant := 2#110_000#; -- Second byte
Opc2_Grp1_Cmp : constant := 2#111_000#; -- Second byte
Opc_Grp3_Width : constant := 16#f6#;
Opc2_Grp3_Not : constant := 2#010_000#;
Opc2_Grp3_Neg : constant := 2#011_000#;
Opc2_Grp3_Mul : constant := 2#100_000#;
Opc2_Grp3_Imul : constant := 2#101_000#;
Opc2_Grp3_Div : constant := 2#110_000#;
Opc2_Grp3_Idiv : constant := 2#111_000#;
Opc_Test_Rm_Reg : constant := 16#84#; -- Eb,Gb or Ev,Gv
Opc_Push_Imm8 : constant := 16#6a#;
Opc_Push_Imm : constant := 16#68#;
Opc_Push_Reg : constant := 16#50#; -- opc[2:0] is reg.
Opc_Pop_Reg : constant := 16#58#; -- opc[2:0] is reg.
Opc_Grp5 : constant := 16#ff#;
Opc2_Grp5_Push_Rm : constant := 2#110_000#;
-- Opc_Grp1a : constant := 16#8f#;
-- Opc2_Grp1a_Pop_Rm : constant := 2#000_000#;
Opc_Jcc : constant := 16#70#;
Opc_0f : constant := 16#0f#;
Opc2_0f_Jcc : constant := 16#80#;
Opc2_0f_Setcc : constant := 16#90#;
Opc2_0f_Movzx : constant := 16#b6#;
Opc2_0f_Imul : constant := 16#af#;
Opc2_0f_Andp : constant := 16#54#;
Opc2_0f_Xorp : constant := 16#57#;
Opc_Call : constant := 16#e8#;
Opc_Jmp_Long : constant := 16#e9#;
Opc_Jmp_Short : constant := 16#eb#;
Opc_Ret : constant := 16#c3#;
Opc_Leave : constant := 16#c9#;
Opc_Movsd_Xmm_M64 : constant := 16#10#; -- Load xmm <- M64
Opc_Movsd_M64_Xmm : constant := 16#11#; -- Store M64 <- xmm
Opc_Cvtsi2sd_Xmm_Rm : constant := 16#2a#; -- Xmm <- cvt (rm)
Opc_Cvtsd2si_Reg_Xm : constant := 16#2d#; -- Reg <- cvt (xmm/m64)
procedure Error_Emit (Msg : String; Insn : O_Enode)
is
use Ada.Text_IO;
begin
Put ("error_emit: ");
Put (Msg);
Put (", insn=");
Put (O_Enode'Image (Insn));
Put (" (");
Put (OE_Kind'Image (Get_Expr_Kind (Insn)));
Put (")");
New_Line;
raise Program_Error;
end Error_Emit;
procedure Gen_Rex (B : Byte) is
begin
if Flags.M64 then
Gen_8 (B);
end if;
end Gen_Rex;
procedure Gen_Rex_B (R : O_Reg; Sz : Insn_Size)
is
B : Byte;
begin
if Flags.M64 then
B := 0;
if R in Regs_R8_R15 or R in Regs_Xmm8_Xmm15 then
B := B or Opc_Rex_B;
end if;
if Sz = Sz_64 then
B := B or Opc_Rex_W;
end if;
if B /= 0 then
Gen_8 (B);
end if;
end if;
end Gen_Rex_B;
-- For many opcodes, the size of the operand is coded in bit 0, and the
-- prefix data16 can be used for 16-bit operation.
-- Deal with size.
procedure Gen_Insn_Sz (B : Byte; Sz : Insn_Size) is
begin
case Sz is
when Sz_8 =>
Gen_8 (B);
when Sz_16 =>
Gen_8 (Opc_Data16);
Gen_8 (B + 1);
when Sz_32
| Sz_32l
| Sz_32h
| Sz_64 =>
Gen_8 (B + 1);
end case;
end Gen_Insn_Sz;
procedure Gen_Insn_Sz_S8 (B : Byte; Sz : Insn_Size) is
begin
case Sz is
when Sz_8 =>
Gen_8 (B);
when Sz_16 =>
Gen_8 (Opc_Data16);
Gen_8 (B + 3);
when Sz_32
| Sz_32l
| Sz_32h
| Sz_64 =>
Gen_8 (B + 3);
end case;
end Gen_Insn_Sz_S8;
function Get_Const_Val (C : O_Enode; Sz : Insn_Size) return Uns32 is
begin
case Sz is
when Sz_8
| Sz_16
| Sz_32
| Sz_32l =>
return Get_Expr_Low (C);
when Sz_32h =>
return Get_Expr_High (C);
when Sz_64 =>
return Get_Expr_Low (C);
end case;
end Get_Const_Val;
function Is_Imm8 (N : O_Enode; Sz : Insn_Size) return Boolean is
begin
if Get_Expr_Kind (N) /= OE_Const then
return False;
end if;
return Get_Const_Val (N, Sz) <= 127;
end Is_Imm8;
procedure Gen_Imm8 (N : O_Enode; Sz : Insn_Size) is
begin
Gen_8 (Byte (Get_Const_Val (N, Sz)));
end Gen_Imm8;
-- procedure Gen_Imm32 (N : O_Enode; Sz : Insn_Size)
-- is
-- use Interfaces;
-- begin
-- case Get_Expr_Kind (N) is
-- when OE_Const =>
-- Gen_32 (Unsigned_32 (Get_Const_Val (N, Sz)));
-- when OE_Addrg =>
-- Gen_X86_32 (Get_Decl_Symbol (Get_Addr_Object (N)), 0);
-- when others =>
-- raise Program_Error;
-- end case;
-- end Gen_Imm32;
-- Generate an immediat constant.
procedure Gen_Imm_Addr (N : O_Enode)
is
Sym : Symbol;
P : O_Enode;
L, R : O_Enode;
S, C : O_Enode;
Off : Int32;
begin
Off := 0;
P := N;
while Get_Expr_Kind (P) = OE_Add loop
L := Get_Expr_Left (P);
R := Get_Expr_Right (P);
-- Extract the const node.
if Get_Expr_Kind (R) = OE_Const then
S := L;
C := R;
elsif Get_Expr_Kind (L) = OE_Const then
S := R;
C := L;
else
raise Program_Error;
end if;
pragma Assert (Get_Expr_Mode (C) = Mode_U32);
Off := Off + To_Int32 (Get_Expr_Low (C));
P := S;
end loop;
pragma Assert (Get_Expr_Kind (P) = OE_Addrd);
Sym := Get_Decl_Symbol (Get_Addr_Decl (P));
Gen_Abs (Sym, Integer_32 (Off));
end Gen_Imm_Addr;
-- Generate an immediat constant.
procedure Gen_Imm (N : O_Enode; Sz : Insn_Size) is
begin
case Get_Expr_Kind (N) is
when OE_Const =>
case Sz is
when Sz_8 =>
Gen_8 (Byte (Get_Expr_Low (N) and 16#FF#));
when Sz_16 =>
Gen_16 (Unsigned_32 (Get_Expr_Low (N) and 16#FF_FF#));
when Sz_32
| Sz_32l =>
Gen_32 (Unsigned_32 (Get_Expr_Low (N)));
when Sz_32h =>
Gen_32 (Unsigned_32 (Get_Expr_High (N)));
when Sz_64 =>
-- Immediates are sign extended.
pragma Assert (Is_Expr_S32 (N));
Gen_32 (Unsigned_32 (Get_Expr_Low (N)));
end case;
when OE_Add
| OE_Addrd =>
-- Only for 32-bit immediat.
pragma Assert (Sz = Sz_32);
Gen_Imm_Addr (N);
when others =>
raise Program_Error;
end case;
end Gen_Imm;
function To_Reg32 (R : O_Reg) return Byte is
begin
pragma Assert (R in Regs_R32);
return O_Reg'Pos (R) - O_Reg'Pos (R_Ax);
end To_Reg32;
pragma Inline (To_Reg32);
function To_Reg64 (R : O_Reg) return Byte is
begin
pragma Assert (R in Regs_R64);
return Byte (O_Reg'Pos (R) - O_Reg'Pos (R_Ax)) and 7;
end To_Reg64;
pragma Inline (To_Reg64);
function To_Reg_Xmm (R : O_Reg) return Byte is
begin
return O_Reg'Pos (R) - O_Reg'Pos (R_Xmm0);
end To_Reg_Xmm;
pragma Inline (To_Reg_Xmm);
function To_Reg32 (R : O_Reg; Sz : Insn_Size) return Byte is
begin
case Sz is
when Sz_8 =>
pragma Assert ((not Flags.M64 and R in Regs_R8)
or (Flags.M64 and R in Regs_R64));
return To_Reg64 (R);
when Sz_16 =>
pragma Assert (R in Regs_R32);
return To_Reg64 (R);
when Sz_32 =>
pragma Assert ((not Flags.M64 and R in Regs_R32)
or (Flags.M64 and R in Regs_R64));
return To_Reg64 (R);
when Sz_32l =>
pragma Assert (not Flags.M64);
case R is
when R_Edx_Eax =>
return 2#000#;
when R_Ebx_Ecx =>
return 2#001#;
when R_Esi_Edi =>
return 2#111#;
when others =>
raise Program_Error;
end case;
when Sz_32h =>
pragma Assert (not Flags.M64);
case R is
when R_Edx_Eax =>
return 2#010#;
when R_Ebx_Ecx =>
return 2#011#;
when R_Esi_Edi =>
return 2#110#;
when others =>
raise Program_Error;
end case;
when Sz_64 =>
pragma Assert (R in Regs_R64);
return Byte (O_Reg'Pos (R) - O_Reg'Pos (R_Ax)) and 7;
end case;
end To_Reg32;
function To_Cond (R : O_Reg) return Byte is
begin
return O_Reg'Pos (R) - O_Reg'Pos (R_Ov);
end To_Cond;
pragma Inline (To_Cond);
function To_Reg (R : O_Reg; Sz : Insn_Size) return Byte is
begin
if R in Regs_Xmm then
return To_Reg_Xmm (R);
else
return To_Reg32 (R, Sz);
end if;
end To_Reg;
-- SIB + disp values.
SIB_Scale : Byte;
SIB_Index : O_Reg;
Rm_Base : O_Reg;
Rm_Offset : Int32;
Rm_Sym : Symbol;
-- If not R_Nil, the reg/opc field (bit 3-5) of the ModR/M byte is a
-- register.
Rm_Opc_Reg : O_Reg;
Rm_Opc_Sz : Insn_Size;
-- If not R_Nil, encode mod=11 (no memory access). All above variables
-- must be 0/R_Nil.
Rm_Reg : O_Reg;
Rm_Sz : Insn_Size;
procedure Gen_Rex_Mod_Rm
is
B : Byte;
begin
if Flags.M64 then
B := 0;
if Rm_Sz = Sz_64 then
B := B or Opc_Rex_W;
end if;
if Rm_Opc_Reg in Regs_R8_R15
or Rm_Opc_Reg in Regs_Xmm8_Xmm15
then
B := B or Opc_Rex_R;
end if;
if Rm_Reg in Regs_R8_R15
or Rm_Reg in Regs_Xmm8_Xmm15
or Rm_Base in Regs_R8_R15
then
B := B or Opc_Rex_B;
end if;
if SIB_Index in Regs_R8_R15 then
B := B or Opc_Rex_X;
end if;
if B /= 0 then
Gen_8 (B);
end if;
end if;
end Gen_Rex_Mod_Rm;
procedure Fill_Sib (N : O_Enode)
is
use Ortho_Code.Decls;
Reg : constant O_Reg := Get_Expr_Reg (N);
begin
-- A simple register.
if Reg in Regs_R64 then
if Rm_Base = R_Nil then
Rm_Base := Reg;
elsif SIB_Index = R_Nil then
SIB_Index := Reg;
else
-- It is not possible to add 3 registers with SIB.
raise Program_Error;
end if;
return;
end if;
case Get_Expr_Kind (N) is
when OE_Indir =>
Fill_Sib (Get_Expr_Operand (N));
when OE_Addrl =>
declare
Frame : constant O_Enode := Get_Addrl_Frame (N);
begin
if Frame = O_Enode_Null then
-- Local frame: use the frame pointer.
Rm_Base := R_Bp;
else
-- In an outer frame: use the computed frame register.
Rm_Base := Get_Expr_Reg (Frame);
end if;
end;
Rm_Offset := Rm_Offset + Get_Local_Offset (Get_Addr_Decl (N));
when OE_Addrd =>
-- Cannot add two symbols.
pragma Assert (Rm_Sym = Null_Symbol);
Rm_Sym := Get_Decl_Symbol (Get_Addr_Decl (N));
when OE_Add =>
Fill_Sib (Get_Expr_Left (N));
Fill_Sib (Get_Expr_Right (N));
when OE_Const =>
Rm_Offset := Rm_Offset + To_Int32 (Get_Expr_Low (N));
when OE_Shl =>
-- Only one scale.
pragma Assert (SIB_Index = R_Nil);
SIB_Index := Get_Expr_Reg (Get_Expr_Left (N));
SIB_Scale := Byte (Get_Expr_Low (Get_Expr_Right (N)));
when others =>
Error_Emit ("fill_sib", N);
end case;
end Fill_Sib;
-- Write the SIB byte.
procedure Gen_Sib
is
Base : Byte;
begin
if Rm_Base = R_Nil then
Base := 2#101#; -- BP
else
pragma Assert (not (SIB_Index = R_Sp
and (Rm_Base = R_Bp or Rm_Base = R_R13)));
Base := To_Reg64 (Rm_Base);
end if;
Gen_8
(SIB_Scale * 2#1_000_000# + To_Reg64 (SIB_Index) * 2#1_000# + Base);
end Gen_Sib;
-- ModRM is a register.
procedure Init_Modrm_Reg (Reg : O_Reg;
Sz : Insn_Size;
Opc : O_Reg := R_Nil;
Opc_Sz : Insn_Size := Sz_32) is
begin
Rm_Base := R_Nil;
SIB_Index := R_Nil;
SIB_Scale := 0;
Rm_Sym := Null_Symbol;
Rm_Offset := 0;
Rm_Opc_Reg := Opc;
Rm_Opc_Sz := Opc_Sz;
Rm_Reg := Reg;
Rm_Sz := Sz;
Gen_Rex_Mod_Rm;
end Init_Modrm_Reg;
-- Note: SZ is not relevant.
procedure Init_Modrm_Sym (Sym : Symbol; Sz : Insn_Size; Opc_Reg : O_Reg) is
begin
Rm_Base := R_Nil;
SIB_Index := R_Nil;
SIB_Scale := 0;
Rm_Sym := Sym;
Rm_Offset := 0;
Rm_Opc_Reg := Opc_Reg;
Rm_Opc_Sz := Sz;
Rm_Reg := R_Nil;
Rm_Sz := Sz;
Gen_Rex_Mod_Rm;
end Init_Modrm_Sym;
-- ModRM is a memory reference.
procedure Init_Modrm_Mem (N : O_Enode; Sz : Insn_Size; Opc : O_Reg := R_Nil)
is
Reg : constant O_Reg := Get_Expr_Reg (N);
begin
Rm_Base := R_Nil;
SIB_Index := R_Nil;
Rm_Reg := R_Nil;
Rm_Sz := Sz;
Rm_Opc_Reg := Opc;
Rm_Opc_Sz := Sz;
if Sz = Sz_32h then
Rm_Offset := 4;
else
Rm_Offset := 0;
end if;
SIB_Scale := 0;
Rm_Sym := Null_Symbol;
case Reg is
when R_Mem
| R_Imm
| R_Eq
| R_B_Off
| R_B_I
| R_I_Off
| R_Sib =>
Fill_Sib (N);
when Regs_R64 =>
Rm_Base := Reg;
when R_Spill =>
Rm_Base := R_Bp;
Rm_Offset := Rm_Offset + Get_Spill_Info (N);
when others =>
Error_Emit ("init_modrm_mem: unhandled reg", N);
end case;
Gen_Rex_Mod_Rm;
end Init_Modrm_Mem;
procedure Init_Modrm_Expr
(N : O_Enode; Sz : Insn_Size; Opc : O_Reg := R_Nil)
is
Reg : constant O_Reg := Get_Expr_Reg (N);
begin
case Reg is
when Regs_R64
| Regs_Pair
| Regs_Xmm =>
-- Destination is a register.
Init_Modrm_Reg (Reg, Sz, Opc, Sz);
when others =>
-- Destination is an effective address.
Init_Modrm_Mem (N, Sz, Opc);
end case;
end Init_Modrm_Expr;
procedure Init_Modrm_Offset
(Base : O_Reg; Off : Int32; Sz : Insn_Size; Opc : O_Reg := R_Nil) is
begin
SIB_Index := R_Nil;
SIB_Scale := 0;
Rm_Reg := R_Nil;
Rm_Sym := Null_Symbol;
Rm_Sz := Sz;
Rm_Base := Base;
Rm_Opc_Reg := Opc;
Rm_Opc_Sz := Sz;
if Sz = Sz_32h then
Rm_Offset := Off + 4;
else
Rm_Offset := Off;
end if;
Gen_Rex_Mod_Rm;
end Init_Modrm_Offset;
-- Generate an R/M (+ SIB) byte.
-- R is added to the R/M byte.
procedure Gen_Mod_Rm_B (R : Byte) is
begin
if Rm_Reg /= R_Nil then
-- Register: mod = 11, no memory access.
pragma Assert (Rm_Base = R_Nil);
pragma Assert (Rm_Sym = Null_Symbol);
pragma Assert (Rm_Offset = 0);
pragma Assert (SIB_Index = R_Nil);
Gen_8 (2#11_000_000# + R + To_Reg (Rm_Reg, Rm_Sz));
return;
end if;
if SIB_Index /= R_Nil or (Flags.M64 and Rm_Base = R_R12) then
-- With SIB.
if SIB_Index = R_Nil then
SIB_Index := R_Sp;
end if;
if Rm_Base = R_Nil then
-- No base (but index). Use the special encoding with base=BP.
Gen_8 (2#00_000_100# + R); -- mod=00, rm=SP -> disp32.
Rm_Base := R_Bp;
Gen_Sib;
if Rm_Sym = Null_Symbol then
Gen_32 (Unsigned_32 (To_Uns32 (Rm_Offset)));
else
pragma Assert (not Flags.M64);
Gen_X86_32 (Rm_Sym, Integer_32 (Rm_Offset));
end if;
elsif Rm_Sym = Null_Symbol and Rm_Offset = 0
and Rm_Base /= R_Bp and Rm_Base /= R_R13
then
-- No offset (only allowed if base is not BP).
Gen_8 (2#00_000_100# + R);
Gen_Sib;
elsif Rm_Sym = Null_Symbol and Rm_Offset in -128 .. 127 then
-- Disp8
Gen_8 (2#01_000_100# + R);
Gen_Sib;
Gen_8 (Byte (To_Uns32 (Rm_Offset) and 16#Ff#));
else
-- Disp32
Gen_8 (2#10_000_100# + R);
Gen_Sib;
if Rm_Sym = Null_Symbol then
Gen_32 (Unsigned_32 (To_Uns32 (Rm_Offset)));
else
pragma Assert (not Flags.M64);
Gen_X86_32 (Rm_Sym, Integer_32 (Rm_Offset));
end if;
end if;
else
case Rm_Base is
when R_Sp =>
-- It isn't possible to use SP as a base register without using
-- an SIB encoding.
raise Program_Error;
when R_Nil =>
-- There should be no case where the offset is negative.
pragma Assert (Rm_Offset >= 0);
-- Encode for disp32 (Mod=00, R/M=101) or RIP relative
Gen_8 (2#00_000_101# + R);
if Flags.M64 then
-- RIP relative
Gen_X86_Pc32 (Rm_Sym, Unsigned_32 (Rm_Offset));
else
-- Disp32.
Gen_X86_32 (Rm_Sym, Integer_32 (Rm_Offset));
end if;
when R_Ax
| R_Bx
| R_Cx
| R_Dx
| R_Bp
| R_Si
| R_Di
| R_R8 .. R_R11
| R_R13 .. R_R15 =>
if Rm_Offset = 0 and Rm_Sym = Null_Symbol
and Rm_Base /= R_Bp and Rm_Base /= R_R13
then
-- No disp: use Mod=00 (not supported if base is BP or R13).
Gen_8 (2#00_000_000# + R + To_Reg64 (Rm_Base));
elsif Rm_Sym = Null_Symbol
and Rm_Offset <= 127 and Rm_Offset >= -128
then
-- Disp8 (Mod=01)
Gen_8 (2#01_000_000# + R + To_Reg64 (Rm_Base));
Gen_8 (Byte (To_Uns32 (Rm_Offset) and 16#Ff#));
else
-- Disp32 (Mod=10)
Gen_8 (2#10_000_000# + R + To_Reg64 (Rm_Base));
if Rm_Sym = Null_Symbol then
Gen_32 (Unsigned_32 (To_Uns32 (Rm_Offset)));
else
pragma Assert (not Flags.M64);
Gen_X86_32 (Rm_Sym, Integer_32 (Rm_Offset));
end if;
end if;
when others =>
raise Program_Error;
end case;
end if;
end Gen_Mod_Rm_B;
procedure Gen_Mod_Rm_Opc (R : Byte) is
begin
pragma Assert (Rm_Opc_Reg = R_Nil);
Gen_Mod_Rm_B (R);
end Gen_Mod_Rm_Opc;
procedure Gen_Mod_Rm_Reg is
begin
pragma Assert (Rm_Opc_Reg /= R_Nil);
Gen_Mod_Rm_B (To_Reg (Rm_Opc_Reg, Rm_Opc_Sz) * 8);
end Gen_Mod_Rm_Reg;
procedure Gen_Grp1_Insn (Op : Byte; Stmt : O_Enode; Sz : Insn_Size)
is
L : constant O_Enode := Get_Expr_Left (Stmt);
R : constant O_Enode := Get_Expr_Right (Stmt);
Lr : constant O_Reg := Get_Expr_Reg (L);
Rr : constant O_Reg := Get_Expr_Reg (R);
begin
Start_Insn;
case Rr is
when R_Imm =>
if Lr = R_Ax then
-- Use compact encoding.
if Sz = Sz_64 then
Gen_8 (Opc_Rex_W);
end if;
Gen_Insn_Sz (2#000_000_100# + Op, Sz);
Gen_Imm (R, Sz);
elsif Is_Imm8 (R, Sz) then
Init_Modrm_Expr (L, Sz);
Gen_Insn_Sz_S8 (16#80#, Sz);
Gen_Mod_Rm_Opc (Op);
Gen_Imm8 (R, Sz);
else
Init_Modrm_Expr (L, Sz);
Gen_Insn_Sz (16#80#, Sz);
Gen_Mod_Rm_Opc (Op);
Gen_Imm (R, Sz);
end if;
when R_Mem
| R_Spill
| Regs_R64
| Regs_Pair =>
Init_Modrm_Expr (R, Sz, Lr);
Gen_Insn_Sz (2#00_000_010# + Op, Sz);
Gen_Mod_Rm_Reg;
when others =>
Error_Emit ("emit_op", Stmt);
end case;
End_Insn;
end Gen_Grp1_Insn;
-- Emit a one byte instruction.
procedure Gen_1 (B : Byte) is
begin
Start_Insn;
Gen_8 (B);
End_Insn;
end Gen_1;
-- Emit a two byte instruction.
procedure Gen_2 (B1, B2 : Byte) is
begin
Start_Insn;
Gen_8 (B1);
Gen_8 (B2);
End_Insn;
end Gen_2;
-- Grp1 instructions have a mod/rm and an immediate value VAL.
-- Mod/Rm must be initialized.
procedure Gen_Insn_Grp1 (Opc2 : Byte; Val : Int32) is
begin
if Val in -128 .. 127 then
case Rm_Sz is
when Sz_8 =>
Gen_8 (Opc_Grp1b_Rm_Imm8);
when Sz_16 =>
Gen_8 (Opc_Data16);
Gen_8 (Opc_Grp1v_Rm_Imm8);
when Sz_32
| Sz_32l
| Sz_32h
| Sz_64 =>
Gen_8 (Opc_Grp1v_Rm_Imm8);
end case;
Gen_Mod_Rm_Opc (Opc2);
Gen_8 (Byte (To_Uns32 (Val) and 16#Ff#));
else
case Rm_Sz is
when Sz_8 =>
pragma Assert (False);
null;
when Sz_16 =>
Gen_8 (Opc_Data16);
Gen_8 (Opc_Grp1v_Rm_Imm32);
when Sz_32
| Sz_32l
| Sz_32h
| Sz_64 =>
Gen_8 (Opc_Grp1v_Rm_Imm32);
end case;
Gen_Mod_Rm_Opc (Opc2);
Gen_32 (Unsigned_32 (To_Uns32 (Val)));
end if;
end Gen_Insn_Grp1;
procedure Gen_Cdq (Sz : Insn_Size) is
begin
Start_Insn;
if Sz = Sz_64 then
Gen_8 (Opc_Rex_W);
end if;
Gen_8 (Opc_Cdq);
End_Insn;
end Gen_Cdq;
procedure Gen_Clear_Edx is
begin
-- Xorl edx, edx
Gen_2 (Opc_Xorl_Rm_Reg, 2#11_010_010#);
end Gen_Clear_Edx;
procedure Gen_Grp3_Insn (Op : Byte; Val : O_Enode; Sz : Insn_Size) is
begin
Start_Insn;
-- Unary Group 3 (test, not, neg...)
Init_Modrm_Expr (Val, Sz);
Gen_Insn_Sz (Opc_Grp3_Width, Sz);
Gen_Mod_Rm_Opc (Op);
End_Insn;
end Gen_Grp3_Insn;
procedure Gen_Grp3_Insn_Stmt (Op : Byte; Stmt : O_Enode; Sz : Insn_Size)
is
begin
Gen_Grp3_Insn (Op, Get_Expr_Operand (Stmt), Sz);
end Gen_Grp3_Insn_Stmt;
procedure Emit_Load_Imm (Stmt : O_Enode; Sz : Insn_Size)
is
Tr : constant O_Reg := Get_Expr_Reg (Stmt);
begin
Start_Insn;
-- TODO: handle 0 specially: use xor
-- Mov immediate.
case Sz is
when Sz_8 =>
Gen_Rex_B (Tr, Sz);
Gen_8 (Opc_Movb_Imm_Reg + To_Reg32 (Tr, Sz));
Gen_Imm (Stmt, Sz);
when Sz_16 =>
Gen_8 (Opc_Data16);
Gen_8 (Opc_Movl_Imm_Reg + To_Reg32 (Tr, Sz));
Gen_Imm (Stmt, Sz);
when Sz_32
| Sz_32l
| Sz_32h =>
Gen_Rex_B (Tr, Sz);
Gen_8 (Opc_Movl_Imm_Reg + To_Reg32 (Tr, Sz));
Gen_Imm (Stmt, Sz);
when Sz_64 =>
if Get_Expr_Kind (Stmt) = OE_Const then
if Get_Expr_High (Stmt) = 0 then
Gen_Rex_B (Tr, Sz_32);
Gen_8 (Opc_Movl_Imm_Reg + To_Reg32 (Tr, Sz));
Gen_32 (Unsigned_32 (Get_Expr_Low (Stmt)));
else
Gen_Rex_B (Tr, Sz_64);
Gen_8 (Opc_Movl_Imm_Reg + To_Reg32 (Tr, Sz));
Gen_32 (Unsigned_32 (Get_Expr_Low (Stmt)));
Gen_32 (Unsigned_32 (Get_Expr_High (Stmt)));
end if;
else
Gen_Rex_B (Tr, Sz_64);
Gen_8 (Opc_Movl_Imm_Reg + To_Reg32 (Tr, Sz));
Gen_Imm_Addr (Stmt);
end if;
end case;
End_Insn;
end Emit_Load_Imm;
function Mode_Fp_To_Mf (Mode : Mode_Fp) return Byte is
begin
case Mode is
when Mode_F32 =>
return 2#00_0#;
when Mode_F64 =>
return 2#10_0#;
end case;
end Mode_Fp_To_Mf;
subtype Nat_Align is Natural range 0 .. 4;
function Gen_Constant_Start (Log2sz : Nat_Align) return Symbol
is
Sym : Symbol;
begin
-- Write the constant in .rodata
Set_Current_Section (Sect_Rodata);
Gen_Pow_Align (Log2sz);
Prealloc (2 ** Log2sz);
Sym := Create_Local_Symbol;
Set_Symbol_Pc (Sym, False);
return Sym;
end Gen_Constant_Start;
function Gen_Constant_32 (Val : Unsigned_32) return Symbol
is
Sym : Symbol;
begin
Sym := Gen_Constant_Start (2);
Gen_32 (Val);
Set_Current_Section (Sect_Text);
return Sym;
end Gen_Constant_32;
function Gen_Constant_64 (Lo, Hi : Unsigned_32) return Symbol
is
Sym : Symbol;
begin
Sym := Gen_Constant_Start (3);
Gen_32 (Lo);
Gen_32 (Hi);
Set_Current_Section (Sect_Text);
return Sym;
end Gen_Constant_64;
function Gen_Constant_128 (Lo, Hi : Unsigned_32) return Symbol
is
Sym : Symbol;
begin
Sym := Gen_Constant_Start (4);
Gen_32 (Lo);
Gen_32 (Hi);
Gen_32 (Lo);
Gen_32 (Hi);
Set_Current_Section (Sect_Text);
return Sym;
end Gen_Constant_128;
Xmm_Sign32_Sym : Symbol := Null_Symbol;
Xmm_Sign64_Sym : Symbol := Null_Symbol;
function Get_Xmm_Sign_Constant (Mode : Mode_Fp) return Symbol is
begin
case Mode is
when Mode_F32 =>
if Xmm_Sign32_Sym = Null_Symbol then
Xmm_Sign32_Sym := Gen_Constant_128
(16#8000_0000#, 16#8000_0000#);
end if;
return Xmm_Sign32_Sym;
when Mode_F64 =>
if Xmm_Sign64_Sym = Null_Symbol then
Xmm_Sign64_Sym := Gen_Constant_128
(0, 16#8000_0000#);
end if;
return Xmm_Sign64_Sym;
end case;
end Get_Xmm_Sign_Constant;
Xmm_Mask32_Sym : Symbol := Null_Symbol;
Xmm_Mask64_Sym : Symbol := Null_Symbol;
function Get_Xmm_Mask_Constant (Mode : Mode_Fp) return Symbol is
begin
case Mode is
when Mode_F32 =>
if Xmm_Mask32_Sym = Null_Symbol then
Xmm_Mask32_Sym := Gen_Constant_128
(16#7fff_ffff#, 16#7fff_ffff#);
end if;
return Xmm_Mask32_Sym;
when Mode_F64 =>
if Xmm_Mask64_Sym = Null_Symbol then
Xmm_Mask64_Sym := Gen_Constant_128
(16#ffff_ffff#, 16#7fff_ffff#);
end if;
return Xmm_Mask64_Sym;
end case;
end Get_Xmm_Mask_Constant;
procedure Gen_SSE_Prefix (Mode : Mode_Fp) is
begin
case Mode is
when Mode_F32 =>
Gen_8 (16#f3#);
when Mode_F64 =>
Gen_8 (16#f2#);
end case;
end Gen_SSE_Prefix;
procedure Gen_SSE_Opc (Op : Byte) is
begin
Gen_8 (16#0f#, Op);
end Gen_SSE_Opc;
procedure Gen_SSE_D16_Opc (Mode : Mode_Fp; Opc : Byte) is
begin
case Mode is
when Mode_F32 =>
null;
when Mode_F64 =>
Gen_8 (Opc_Data16);
end case;
Gen_8 (16#0f#);
Gen_8 (Opc);
end Gen_SSE_D16_Opc;
procedure Emit_Load_Fp (Stmt : O_Enode; Mode : Mode_Fp)
is
Sym : Symbol;
R : O_Reg;
Lo : constant Unsigned_32 := Unsigned_32 (Get_Expr_Low (Stmt));
begin
case Mode is
when Mode_F32 =>
Sym := Gen_Constant_32 (Lo);
when Mode_F64 =>
Sym := Gen_Constant_64 (Lo, Unsigned_32 (Get_Expr_High (Stmt)));
end case;
-- Load the constant.
R := Get_Expr_Reg (Stmt);
case R is
when R_St0 =>
Start_Insn;
Gen_8 (2#11011_001# + Mode_Fp_To_Mf (Mode));
Gen_8 (2#00_000_101#);
Gen_X86_32 (Sym, 0);
End_Insn;
when Regs_Xmm =>
Start_Insn;
Gen_SSE_Prefix (Mode);
Gen_SSE_Opc (Opc_Movsd_Xmm_M64);
Gen_8 (2#00_000_101# + To_Reg_Xmm (R) * 2#1_000#);
if Flags.M64 then
-- RIP relative
Gen_X86_Pc32 (Sym, 0);
else
-- Disp32.
Gen_X86_32 (Sym, 0);
end if;
End_Insn;
when others =>
raise Program_Error;
end case;
end Emit_Load_Fp;
procedure Emit_Load_Fp_Mem (Stmt : O_Enode; Mode : Mode_Fp)
is
Dest : constant O_Reg := Get_Expr_Reg (Stmt);
begin
if Dest in Regs_Xmm then
Start_Insn;
Gen_SSE_Prefix (Mode);
Init_Modrm_Mem (Get_Expr_Operand (Stmt), Sz_Fp, Dest);
Gen_SSE_Opc (Opc_Movsd_Xmm_M64);
Gen_Mod_Rm_Reg;
End_Insn;
else
Start_Insn;
Init_Modrm_Mem (Get_Expr_Operand (Stmt), Sz_Fp);
Gen_8 (2#11011_001# + Mode_Fp_To_Mf (Mode));
Gen_Mod_Rm_Opc (2#000_000#);
End_Insn;
end if;
end Emit_Load_Fp_Mem;
procedure Emit_Load_Mem (Stmt : O_Enode; Sz : Insn_Size)
is
Tr : constant O_Reg := Get_Expr_Reg (Stmt);
Val : constant O_Enode := Get_Expr_Operand (Stmt);
begin
case Tr is
when Regs_R64
| Regs_Pair =>
-- mov REG, OP
Start_Insn;
Init_Modrm_Mem (Val, Sz, Tr);
Gen_Insn_Sz (Opc_Mov_Reg_Rm, Sz);
Gen_Mod_Rm_Reg;
End_Insn;
when R_Eq =>
-- Cmp OP, 1
Start_Insn;
Init_Modrm_Mem (Val, Sz);
Gen_Insn_Grp1 (Opc2_Grp1_Cmp, 1);
End_Insn;
when others =>
Error_Emit ("emit_load_mem", Stmt);
end case;
end Emit_Load_Mem;
procedure Emit_Store (Stmt : O_Enode; Sz : Insn_Size)
is
T : constant O_Enode := Get_Assign_Target (Stmt);
R : constant O_Enode := Get_Expr_Operand (Stmt);
Tr : constant O_Reg := Get_Expr_Reg (T);
Rr : constant O_Reg := Get_Expr_Reg (R);
B : Byte;
begin
Start_Insn;
case Rr is
when R_Imm =>
if False and (Tr in Regs_R64 or Tr in Regs_Pair) then
B := 2#1011_1_000#;
case Sz is
when Sz_8 =>
B := B and not 2#0000_1_000#;
when Sz_16 =>
Gen_8 (16#66#);
when Sz_32
| Sz_32l
| Sz_32h
| Sz_64 =>
null;
end case;
Gen_8 (B + To_Reg32 (Tr, Sz));
else
Init_Modrm_Mem (T, Sz);
Gen_Insn_Sz (Opc_Mov_Rm_Imm, Sz);
Gen_Mod_Rm_Opc (16#00#);
end if;
Gen_Imm (R, Sz);
when Regs_R64
| Regs_Pair =>
Init_Modrm_Mem (T, Sz, Rr);
Gen_Insn_Sz (Opc_Mov_Rm_Reg, Sz);
Gen_Mod_Rm_Reg;
when others =>
Error_Emit ("emit_store", Stmt);
end case;
End_Insn;
end Emit_Store;
procedure Emit_Store_Fp (Stmt : O_Enode; Mode : Mode_Fp) is
begin
-- fstp
Start_Insn;
Init_Modrm_Mem (Get_Assign_Target (Stmt), Sz_Ptr);
Gen_8 (2#11011_00_1# + Mode_Fp_To_Mf (Mode));
Gen_Mod_Rm_Opc (2#011_000#);
End_Insn;
end Emit_Store_Fp;
procedure Emit_Store_Xmm (Stmt : O_Enode; Mode : Mode_Fp) is
begin
-- movsd
Start_Insn;
Gen_SSE_Prefix (Mode);
Init_Modrm_Mem (Get_Assign_Target (Stmt), Sz_Fp,
Get_Expr_Reg (Get_Expr_Operand (Stmt)));
Gen_SSE_Opc (Opc_Movsd_M64_Xmm);
Gen_Mod_Rm_Reg;
End_Insn;
end Emit_Store_Xmm;
procedure Gen_Push_Pop_Reg (Opc : Byte; Reg : O_Reg; Sz : Insn_Size) is
begin
Start_Insn;
if Reg in Regs_R8_R15 then
Gen_8 (Opc_Rex_B);
end if;
Gen_8 (Opc + To_Reg32 (Reg, Sz));
End_Insn;
end Gen_Push_Pop_Reg;
procedure Emit_Push (Val : O_Enode; Sz : Insn_Size)
is
R : constant O_Reg := Get_Expr_Reg (Val);
begin
case R is
when R_Imm =>
Start_Insn;
if Is_Imm8 (Val, Sz) then
Gen_8 (Opc_Push_Imm8);
Gen_Imm8 (Val, Sz);
else
Gen_8 (Opc_Push_Imm);
Gen_Imm (Val, Sz);
end if;
End_Insn;
when Regs_R64
| Regs_Pair =>
Gen_Push_Pop_Reg (Opc_Push_Reg, R, Sz);
when others =>
Start_Insn;
Init_Modrm_Expr (Val, Sz);
Gen_8 (Opc_Grp5);
Gen_Mod_Rm_Opc (Opc2_Grp5_Push_Rm);
End_Insn;
end case;
end Emit_Push;
procedure Emit_Subl_Sp_Imm (Len : Byte) is
begin
Start_Insn;
Gen_Rex (Opc_Rex_W);
Gen_8 (Opc_Grp1v_Rm_Imm8);
Gen_8 (Opc2_Grp1_Sub + 2#11_000_100#);
Gen_8 (Len);
End_Insn;
end Emit_Subl_Sp_Imm;
procedure Emit_Addl_Sp_Imm (Len : Byte)
is
pragma Assert (not Flags.M64);
begin
Start_Insn;
Gen_8 (Opc_Grp1v_Rm_Imm8);
Gen_8 (Opc2_Grp1_Add + 2#11_000_100#);
Gen_8 (Len);
End_Insn;
end Emit_Addl_Sp_Imm;
procedure Emit_Push_Fp (Op : O_Enode; Mode : Mode_Fp)
is
Reg : constant O_Reg := Get_Expr_Reg (Op);
Len : Byte;
begin
-- subl esp, val
case Mode is
when Mode_F32 =>
Len := 4;
when Mode_F64 =>
Len := 8;
end case;
Emit_Subl_Sp_Imm (Len);
if Reg = R_St0 then
-- fstp st, (esp)
Start_Insn;
Gen_8 (2#11011_001# + Mode_Fp_To_Mf (Mode));
Gen_8 (2#00_011_100#); -- Modrm: SIB, no disp
Gen_8 (2#00_100_100#); -- SIB: SS=0, no index, base=esp
End_Insn;
else
pragma Assert (Reg in Regs_Xmm);
Start_Insn;
Gen_SSE_Prefix (Mode);
Gen_SSE_Opc (Opc_Movsd_M64_Xmm);
Gen_8 (To_Reg_Xmm (Reg) * 8 + 2#00_000_100#); -- Modrm: [--]
Gen_8 (2#00_100_100#); -- SIB: SS=0, no index, base=esp
End_Insn;
end if;
end Emit_Push_Fp;
function Prepare_Label (Label : O_Enode) return Symbol
is
Sym : Symbol;
begin
Sym := Get_Label_Symbol (Label);
if Sym = Null_Symbol then
Sym := Create_Local_Symbol;
Set_Label_Symbol (Label, Sym);
end if;
return Sym;
end Prepare_Label;
procedure Emit_Jmp_T (Stmt : O_Enode; Reg : O_Reg)
is
Sym : Symbol;
Val : Pc_Type;
Opc : Byte;
begin
Sym := Prepare_Label (Get_Jump_Label (Stmt));
Val := Get_Symbol_Value (Sym);
Start_Insn;
Opc := To_Cond (Reg);
if Val = 0 then
-- Assume long jmp.
Gen_8 (Opc_0f);
Gen_8 (Opc2_0f_Jcc + Opc);
Gen_X86_Pc32 (Sym, 0);
else
if Val + 128 < Get_Current_Pc + 4 then
-- Long jmp.
Gen_8 (Opc_0f);
Gen_8 (Opc2_0f_Jcc + Opc);
Gen_32 (To_Unsigned_32 (Val - (Get_Current_Pc + 4)));
else
-- short jmp.
Gen_8 (Opc_Jcc + Opc);
Gen_8 (Byte (Val - (Get_Current_Pc + 1)));
end if;
end if;
End_Insn;
end Emit_Jmp_T;
procedure Emit_Jmp (Stmt : O_Enode)
is
Sym : Symbol;
Val : Pc_Type;
begin
Sym := Prepare_Label (Get_Jump_Label (Stmt));
Val := Get_Symbol_Value (Sym);
Start_Insn;
if Val = 0 then
-- Assume long jmp.
Gen_8 (Opc_Jmp_Long);
Gen_X86_Pc32 (Sym, 0);
else
if Val + 128 < Get_Current_Pc + 4 then
-- Long jmp.
Gen_8 (Opc_Jmp_Long);
Gen_32 (To_Unsigned_32 (Val - (Get_Current_Pc + 4)));
else
-- short jmp.
Gen_8 (Opc_Jmp_Short);
Gen_8 (Byte ((Val - (Get_Current_Pc + 1)) and 16#Ff#));
end if;
end if;
End_Insn;
end Emit_Jmp;
procedure Emit_Label (Stmt : O_Enode)
is
Sym : Symbol;
begin
Sym := Prepare_Label (Stmt);
Set_Symbol_Pc (Sym, False);
end Emit_Label;
procedure Gen_Call (Sym : Symbol) is
begin
Start_Insn;
Gen_8 (Opc_Call);
Gen_X86_Pc32 (Sym, 0);
End_Insn;
end Gen_Call;
procedure Emit_Stack_Adjust (Stmt : O_Enode)
is
Val : constant Int32 := Get_Stack_Adjust (Stmt);
begin
if Val > 0 then
-- subl esp, val
Emit_Subl_Sp_Imm (Byte (Val));
elsif Val < 0 then
Start_Insn;
Init_Modrm_Reg (R_Sp, Sz_Ptr);
Gen_Insn_Grp1 (Opc2_Grp1_Add, -Val);
End_Insn;
end if;
end Emit_Stack_Adjust;
procedure Emit_Call (Stmt : O_Enode)
is
Subprg : constant O_Dnode := Get_Call_Subprg (Stmt);
Sym : constant Symbol := Get_Decl_Symbol (Subprg);
Mode : constant Mode_Type := Get_Expr_Mode (Stmt);
begin
Gen_Call (Sym);
if Abi.Flag_Sse2 and then not Flags.M64 and then Mode in Mode_Fp then
-- Convert return value from St0 to Xmm0.
declare
Sslot : constant Int32 := -Int32 (Cur_Subprg.Target.Fp_Slot);
begin
-- Move from St0 to Xmm0.
-- fstp slot(%ebp)
Start_Insn;
Init_Modrm_Offset (R_Bp, Sslot, Sz_Fp);
Gen_8 (2#11011_001# + Mode_Fp_To_Mf (Mode));
Gen_Mod_Rm_Opc (2#00_011_000#);
End_Insn;
-- movsd slot(%ebp), %xmm0
Start_Insn;
Gen_SSE_Prefix (Mode);
Init_Modrm_Offset (R_Bp, Sslot, Sz_Fp);
Gen_SSE_Opc (Opc_Movsd_Xmm_M64);
Gen_Mod_Rm_Opc (2#00_000_000#);
End_Insn;
end;
end if;
end Emit_Call;
procedure Emit_Intrinsic (Stmt : O_Enode)
is
Op : constant Int32 := Get_Intrinsic_Operation (Stmt);
begin
-- Call sym
Gen_Call (Intrinsics_Symbol (Op));
-- addl esp, val
Emit_Addl_Sp_Imm (16);
end Emit_Intrinsic;
procedure Emit_Setcc (Dest : O_Enode; Cond : O_Reg) is
begin
pragma Assert (Cond in Regs_Cc);
Start_Insn;
Init_Modrm_Expr (Dest, Sz_8);
Gen_8 (Opc_0f);
Gen_8 (Opc2_0f_Setcc + To_Cond (Cond));
Gen_Mod_Rm_Opc (2#000_000#);
End_Insn;
end Emit_Setcc;
procedure Emit_Setcc_Reg (Reg : O_Reg; Cond : O_Reg) is
begin
pragma Assert (Cond in Regs_Cc);
Start_Insn;
Gen_8 (Opc_0f);
Gen_8 (Opc2_0f_Setcc + To_Cond (Cond));
Gen_8 (2#11_000_000# + To_Reg32 (Reg, Sz_8));
End_Insn;
end Emit_Setcc_Reg;
procedure Emit_Tst (Reg : O_Reg; Sz : Insn_Size) is
begin
Start_Insn;
Init_Modrm_Reg (Reg, Sz, Reg, Sz);
Gen_Insn_Sz (Opc_Test_Rm_Reg, Sz);
Gen_Mod_Rm_Reg;
End_Insn;
end Emit_Tst;
procedure Gen_Cmp_Imm (Reg : O_Reg; Val : Int32; Sz : Insn_Size) is
begin
Start_Insn;
Init_Modrm_Reg (Reg, Sz);
Gen_Insn_Grp1 (Opc2_Grp1_Cmp, Val);
End_Insn;
end Gen_Cmp_Imm;
procedure Emit_Spill (Stmt : O_Enode; Sz : Insn_Size)
is
Expr : constant O_Enode := Get_Expr_Operand (Stmt);
Reg : constant O_Reg := Get_Expr_Reg (Expr);
begin
-- A reload is missing.
pragma Assert (Reg /= R_Spill);
Start_Insn;
Init_Modrm_Mem (Stmt, Sz, Reg);
Gen_Insn_Sz (Opc_Mov_Rm_Reg, Sz);
Gen_Mod_Rm_Reg;
End_Insn;
end Emit_Spill;
procedure Emit_Spill_Xmm (Stmt : O_Enode; Mode : Mode_Fp)
is
Expr : constant O_Enode := Get_Expr_Operand (Stmt);
Reg : constant O_Reg := Get_Expr_Reg (Expr);
begin
-- A reload is missing.
pragma Assert (Reg in Regs_Xmm);
-- movsd
Start_Insn;
Gen_SSE_Prefix (Mode);
Init_Modrm_Mem (Stmt, Sz_Fp, Reg);
Gen_SSE_Opc (Opc_Movsd_M64_Xmm);
Gen_Mod_Rm_Reg;
End_Insn;
end Emit_Spill_Xmm;
procedure Emit_Load (Reg : O_Reg; Val : O_Enode; Sz : Insn_Size)
is
begin
Start_Insn;
Init_Modrm_Expr (Val, Sz, Reg);
Gen_Insn_Sz (Opc_Mov_Reg_Rm, Sz);
Gen_Mod_Rm_Reg;
End_Insn;
end Emit_Load;
procedure Emit_Lea (Stmt : O_Enode)
is
Reg : constant O_Reg := Get_Expr_Reg (Stmt);
begin
-- Hack: change the register to use the real address instead of it.
Set_Expr_Reg (Stmt, R_Mem);
Start_Insn;
Init_Modrm_Mem (Stmt, Sz_Ptr, Reg);
Gen_8 (Opc_Leal_Reg_Rm);
Gen_Mod_Rm_Reg;
End_Insn;
-- Restore.
Set_Expr_Reg (Stmt, Reg);
end Emit_Lea;
procedure Gen_Umul (Stmt : O_Enode; Sz : Insn_Size)
is
begin
pragma Assert (Get_Expr_Reg (Get_Expr_Left (Stmt)) = R_Ax);
Start_Insn;
Init_Modrm_Expr (Get_Expr_Right (Stmt), Sz);
Gen_Insn_Sz (Opc_Grp3_Width, Sz);
Gen_Mod_Rm_Opc (Opc2_Grp3_Mul);
End_Insn;
end Gen_Umul;
procedure Gen_Mul (Stmt : O_Enode; Sz : Insn_Size)
is
Reg : constant O_Reg := Get_Expr_Reg (Stmt);
Right : constant O_Enode := Get_Expr_Right (Stmt);
Reg_R : O_Reg;
begin
pragma Assert (Get_Expr_Reg (Get_Expr_Left (Stmt)) = Reg);
Start_Insn;
if Reg = R_Ax then
Init_Modrm_Expr (Right, Sz);
Gen_Insn_Sz (Opc_Grp3_Width, Sz);
Gen_Mod_Rm_Opc (Opc2_Grp3_Mul);
else
Reg_R := Get_Expr_Reg (Right);
case Reg_R is
when R_Imm =>
Init_Modrm_Reg (Reg, Sz, Reg, Sz);
if Is_Imm8 (Right, Sz) then
Gen_8 (Opc_Imul_Reg_Rm_Imm8);
Gen_Mod_Rm_Reg;
Gen_Imm8 (Right, Sz);
else
Gen_8 (Opc_Imul_Reg_Rm_Imm32);
Gen_Mod_Rm_Reg;
Gen_Imm (Right, Sz);
end if;
when R_Mem
| R_Spill
| Regs_R64 =>
Init_Modrm_Expr (Right, Sz, Reg);
Gen_8 (Opc_0f);
Gen_8 (Opc2_0f_Imul);
Gen_Mod_Rm_Reg;
when others =>
Error_Emit ("gen_mul", Stmt);
end case;
end if;
End_Insn;
end Gen_Mul;
-- Do not trap if COND is true.
procedure Gen_Ov_Check (Cond : O_Reg) is
begin
-- JXX +2
Gen_2 (Opc_Jcc + To_Cond (Cond), 16#02#);
-- INT 4 (overflow).
Gen_2 (Opc_Int, 16#04#);
end Gen_Ov_Check;
procedure Gen_Into is
begin
if Flags.M64 then
Gen_Ov_Check (R_No);
else
Gen_1 (Opc_Into);
end if;
end Gen_Into;
procedure Emit_Abs (Val : O_Enode; Mode : Mode_Type)
is
Szl, Szh : Insn_Size;
Pc_Jmp : Pc_Type;
begin
case Mode is
when Mode_I32 =>
Szh := Sz_32;
Szl := Sz_32;
when Mode_I64 =>
if Flags.M64 then
Szh := Sz_64;
Szl := Sz_64;
else
Szh := Sz_32h;
Szl := Sz_32l;
end if;
when others =>
raise Program_Error;
end case;
Emit_Tst (Get_Expr_Reg (Val), Szh);
-- JGE xxx (skip if positive).
Gen_2 (Opc_Jcc + To_Cond (R_Sge), 0);
Pc_Jmp := Get_Current_Pc;
-- NEG
Gen_Grp3_Insn (Opc2_Grp3_Neg, Val, Szl);
if (not Flags.M64) and Mode = Mode_I64 then
-- Propagate carry.
-- Adc reg,0
-- neg reg
Start_Insn;
Init_Modrm_Expr (Val, Sz_32h);
Gen_Insn_Grp1 (Opc2_Grp1_Adc, 0);
End_Insn;
Gen_Grp3_Insn (Opc2_Grp3_Neg, Val, Sz_32h);
end if;
Gen_Into;
Patch_8 (Pc_Jmp - 1, Unsigned_8 (Get_Current_Pc - Pc_Jmp));
end Emit_Abs;
procedure Gen_Alloca (Stmt : O_Enode)
is
Reg : constant O_Reg := Get_Expr_Reg (Get_Expr_Operand (Stmt));
begin
pragma Assert (Reg in Regs_R64);
pragma Assert (Reg = Get_Expr_Reg (Stmt));
-- Align stack on word.
-- Add reg, (stack_boundary - 1)
Start_Insn;
Gen_Rex_B (Reg, Sz_Ptr);
Gen_8 (Opc_Grp1v_Rm_Imm8);
Gen_8 (Opc2_Grp1_Add or 2#11_000_000# or To_Reg32 (Reg));
Gen_8 (Byte (X86.Flags.Stack_Boundary - 1));
End_Insn;
-- and reg, ~(stack_boundary - 1)
Start_Insn;
Gen_Rex_B (Reg, Sz_Ptr);
Gen_8 (Opc_Grp1v_Rm_Imm32);
Gen_8 (Opc2_Grp1_And or 2#11_000_000# or To_Reg32 (Reg));
Gen_32 (not (X86.Flags.Stack_Boundary - 1));
End_Insn;
if X86.Flags.Flag_Alloca_Call then
Gen_Call (Chkstk_Symbol);
else
-- subl esp, reg
Start_Insn;
Gen_Rex_B (Reg, Sz_Ptr);
Gen_8 (Opc_Subl_Reg_Rm);
Gen_8 (2#11_100_000# + To_Reg32 (Reg));
End_Insn;
end if;
-- movl reg, esp
Start_Insn;
Gen_Rex_B (Reg, Sz_Ptr);
Gen_8 (Opc_Mov_Rm_Reg + 1);
Gen_8 (2#11_100_000# + To_Reg32 (Reg));
End_Insn;
end Gen_Alloca;
-- Byte/word to long.
procedure Gen_Movzx (Reg : Regs_R64; Op : O_Enode; Dst_Sz : Insn_Size) is
begin
Start_Insn;
Init_Modrm_Expr (Op, Dst_Sz, Reg);
Gen_8 (Opc_0f);
case Get_Expr_Mode (Op) is
when Mode_I8 | Mode_U8 | Mode_B2 =>
Gen_8 (Opc2_0f_Movzx);
when Mode_I16 | Mode_U16 =>
Gen_8 (Opc2_0f_Movzx + 1);
when others =>
raise Program_Error;
end case;
Gen_Mod_Rm_Reg;
End_Insn;
end Gen_Movzx;
procedure Gen_Movsxd (Src : O_Reg; Dst : O_Reg) is
begin
Start_Insn;
Init_Modrm_Reg (Src, Sz_64, Dst, Sz_64);
Gen_8 (Opc_Movsxd_Reg_Rm);
Gen_Mod_Rm_Reg;
End_Insn;
end Gen_Movsxd;
procedure Emit_Move (Operand : O_Enode; Sz : Insn_Size; Reg : O_Reg) is
begin
-- mov REG, OP
Start_Insn;
Init_Modrm_Expr (Operand, Sz, Reg);
Gen_Insn_Sz (Opc_Mov_Reg_Rm, Sz);
Gen_Mod_Rm_Reg;
End_Insn;
end Emit_Move;
procedure Emit_Move_Xmm (Operand : O_Enode; Mode : Mode_Fp; Reg : O_Reg) is
begin
-- movsd REG, OP
Start_Insn;
Gen_SSE_Prefix (Mode);
Init_Modrm_Expr (Operand, Sz_Fp, Reg);
Gen_SSE_Opc (Opc_Movsd_Xmm_M64);
Gen_Mod_Rm_Reg;
End_Insn;
end Emit_Move_Xmm;
-- Convert U32 to xx.
procedure Gen_Conv_U32 (Stmt : O_Enode; Ov : Boolean)
is
Op : constant O_Enode := Get_Expr_Operand (Stmt);
Reg_Op : constant O_Reg := Get_Expr_Reg (Op);
Reg_Res : constant O_Reg := Get_Expr_Reg (Stmt);
begin
case Get_Expr_Mode (Stmt) is
when Mode_I32 =>
pragma Assert (Reg_Res in Regs_R32);
if Reg_Op /= Reg_Res then
Emit_Load (Reg_Res, Op, Sz_32);
end if;
if Ov then
Emit_Tst (Reg_Res, Sz_32);
Gen_Ov_Check (R_Sge);
end if;
when Mode_I64 =>
if Flags.M64 then
Emit_Move (Op, Sz_32, Reg_Res);
else
pragma Assert (Reg_Res = R_Edx_Eax);
pragma Assert (Reg_Op = R_Ax);
-- Clear edx.
Gen_Clear_Edx;
end if;
when Mode_U8
| Mode_B2 =>
pragma Assert (Reg_Res in Regs_R32);
if Reg_Op /= Reg_Res then
Emit_Load (Reg_Res, Op, Sz_32);
end if;
if Ov then
-- cmpl VAL, 0xff
Start_Insn;
Init_Modrm_Expr (Op, Sz_32);
Gen_8 (Opc_Grp1v_Rm_Imm32);
Gen_Mod_Rm_Opc (Opc2_Grp1_Cmp);
Gen_32 (16#00_00_00_Ff#);
End_Insn;
Gen_Ov_Check (R_Ule);
end if;
when others =>
Error_Emit ("gen_conv_u32", Stmt);
end case;
end Gen_Conv_U32;
-- Convert I32 to xxx
procedure Gen_Conv_I32 (Stmt : O_Enode; Ov : Boolean)
is
Op : constant O_Enode := Get_Expr_Operand (Stmt);
Reg_Op : constant O_Reg := Get_Expr_Reg (Op);
Reg_Res : constant O_Reg := Get_Expr_Reg (Stmt);
begin
case Get_Expr_Mode (Stmt) is
when Mode_I64 =>
if Flags.M64 then
Gen_Movsxd (Reg_Op, Reg_Res);
else
pragma Assert (Reg_Res = R_Edx_Eax);
pragma Assert (Reg_Op = R_Ax);
Gen_Cdq (Sz_32);
end if;
when Mode_U32 =>
pragma Assert (Reg_Res in Regs_R32);
if Reg_Op /= Reg_Res then
Emit_Load (Reg_Res, Op, Sz_32);
end if;
if Ov then
Emit_Tst (Reg_Res, Sz_32);
Gen_Ov_Check (R_Sge);
end if;
when Mode_B2 =>
if Reg_Op /= Reg_Res then
Emit_Load (Reg_Res, Op, Sz_32);
end if;
if Ov then
Gen_Cmp_Imm (Reg_Res, 1, Sz_32);
Gen_Ov_Check (R_Ule);
end if;
when Mode_U8 =>
if Reg_Op /= Reg_Res then
Emit_Load (Reg_Res, Op, Sz_32);
end if;
if Ov then
Gen_Cmp_Imm (Reg_Res, 16#Ff#, Sz_32);
Gen_Ov_Check (R_Ule);
end if;
when Mode_F64 =>
if Reg_Res in Regs_Xmm then
-- cvtsi2sd
Gen_SSE_Prefix (Mode_F64);
Init_Modrm_Expr (Op, Sz_32, Reg_Res);
Gen_SSE_Opc (Opc_Cvtsi2sd_Xmm_Rm);
Gen_Mod_Rm_Reg;
End_Insn;
else
Emit_Push (Op, Sz_32);
-- fild (%esp)
Start_Insn;
Gen_8 (2#11011_011#);
Gen_8 (2#00_000_100#);
Gen_8 (2#00_100_100#);
End_Insn;
-- addl %esp, 4
Emit_Addl_Sp_Imm (4);
end if;
when others =>
Error_Emit ("gen_conv_i32", Stmt);
end case;
end Gen_Conv_I32;
-- Convert U8 to xxx
procedure Gen_Conv_U8 (Stmt : O_Enode)
is
Mode : constant Mode_Type := Get_Expr_Mode (Stmt);
Op : constant O_Enode := Get_Expr_Operand (Stmt);
Reg_Res : constant O_Reg := Get_Expr_Reg (Stmt);
Reg_Op : constant O_Reg := Get_Expr_Reg (Op);
begin
case Mode is
when Mode_U32
| Mode_I32
| Mode_U16
| Mode_I16 =>
pragma Assert (Reg_Res in Regs_R64);
Gen_Movzx (Reg_Res, Op, Int_Mode_To_Size (Mode));
when Mode_I64
| Mode_U64 =>
if Flags.M64 then
Gen_Movzx (Reg_Res, Op, Sz_64);
else
pragma Assert (Reg_Res = R_Edx_Eax);
pragma Assert (Reg_Op = R_Ax);
Gen_Movzx (R_Ax, Op, Sz_32);
-- Sign-extend, but we know the sign is positive.
Gen_Cdq (Sz_32);
end if;
when others =>
Error_Emit ("gen_conv_U8", Stmt);
end case;
end Gen_Conv_U8;
-- Convert B2 to xxx
procedure Gen_Conv_B2 (Stmt : O_Enode)
is
Mode : constant Mode_Type := Get_Expr_Mode (Stmt);
Op : constant O_Enode := Get_Expr_Operand (Stmt);
Reg_Op : constant O_Reg := Get_Expr_Reg (Op);
Reg_Res : constant O_Reg := Get_Expr_Reg (Stmt);
begin
case Mode is
when Mode_U32
| Mode_I32
| Mode_U16
| Mode_I16 =>
pragma Assert (Reg_Res in Regs_R64);
Gen_Movzx (Reg_Res, Op, Int_Mode_To_Size (Mode));
when Mode_I64 =>
if Flags.M64 then
Gen_Movzx (Reg_Res, Op, Sz_64);
else
pragma Assert (Reg_Res = R_Edx_Eax);
pragma Assert (Reg_Op = R_Ax);
Gen_Movzx (R_Ax, Op, Sz_32);
-- Sign-extend, but we know the sign is positive.
Gen_Cdq (Sz_32);
end if;
when others =>
Error_Emit ("gen_conv_B2", Stmt);
end case;
end Gen_Conv_B2;
-- Convert I64 to xxx
procedure Gen_Conv_I64 (Stmt : O_Enode; Ov : Boolean)
is
Mode : constant Mode_Type := Get_Expr_Mode (Stmt);
Op : constant O_Enode := Get_Expr_Operand (Stmt);
Reg_Op : constant O_Reg := Get_Expr_Reg (Op);
Reg_Res : constant O_Reg := Get_Expr_Reg (Stmt);
begin
case Mode is
when Mode_I32 =>
if Flags.M64 then
-- movsxd src, dst
Gen_Movsxd (Reg_Op, Reg_Res);
if Ov then
-- cmp src,dst
Start_Insn;
Init_Modrm_Reg (Reg_Op, Sz_64, Reg_Res, Sz_64);
Gen_8 (Opc_Cmpl_Rm_Reg);
Gen_Mod_Rm_Reg;
End_Insn;
-- Overflow if extended value is different from initial one.
Gen_Ov_Check (R_Eq);
end if;
else
pragma Assert (Reg_Op = R_Edx_Eax);
pragma Assert (Reg_Res = R_Ax);
-- move dx to reg_helper
Start_Insn;
Gen_8 (Opc_Mov_Rm_Reg + 1);
Gen_8 (2#11_010_000# + To_Reg32 (Reg_Helper));
End_Insn;
-- Sign extend eax.
Gen_Cdq (Sz_32);
if Ov then
-- cmp reg_helper, dx
Start_Insn;
Gen_8 (Opc_Cmpl_Rm_Reg);
Gen_8 (2#11_010_000# + To_Reg32 (Reg_Helper));
End_Insn;
-- Overflow if extended value is different from initial one.
Gen_Ov_Check (R_Eq);
end if;
end if;
when Mode_U8
| Mode_B2 =>
declare
Ubound : Int32;
begin
if Mode = Mode_B2 then
Ubound := 1;
else
Ubound := 16#ff#;
end if;
if Flags.M64 then
Emit_Load (Reg_Res, Op, Sz_64);
if Ov then
Start_Insn;
Init_Modrm_Reg (Reg_Res, Sz_64);
Gen_Insn_Grp1 (Opc2_Grp1_Cmp, Ubound);
End_Insn;
Gen_Ov_Check (R_Ule);
end if;
else
pragma Assert (Reg_Op in Regs_Pair);
if Ov then
-- Check MSB = 0
Emit_Tst (Reg_Op, Sz_32h);
Gen_Ov_Check (R_Eq);
end if;
-- Check LSB <= 255 (U8) or LSB <= 1 (B2)
if Reg_Op /= Reg_Res then
-- Move reg_op -> reg_res
-- FIXME: factorize with OE_Mov.
Start_Insn;
Init_Modrm_Reg (Reg_Op, Sz_32l, Reg_Res);
Gen_Insn_Sz (Opc_Mov_Reg_Rm, Sz_32);
Gen_Mod_Rm_Reg;
End_Insn;
end if;
if Ov then
Gen_Cmp_Imm (Reg_Res, Ubound, Sz_32);
Gen_Ov_Check (R_Ule);
end if;
end if;
end;
when Mode_F64 =>
if Flags.M64 then
-- cvtsi2sd
Gen_SSE_Prefix (Mode_F64);
Init_Modrm_Expr (Op, Sz_64, Reg_Res);
Gen_SSE_Opc (Opc_Cvtsi2sd_Xmm_Rm);
Gen_Mod_Rm_Reg;
End_Insn;
else
Emit_Push (Op, Sz_32h);
Emit_Push (Op, Sz_32l);
-- fild (%esp)
Start_Insn;
Gen_8 (2#11011_111#);
Gen_8 (2#00_101_100#);
Gen_8 (2#00_100_100#);
End_Insn;
if Reg_Res in Regs_Xmm then
-- fstp (%esp)
Start_Insn;
Gen_8 (2#11011_00_1# + Mode_Fp_To_Mf (Mode_F64));
Gen_8 (2#00_011_100#);
Gen_8 (2#00_100_100#);
End_Insn;
-- movsd (%esp), %xmm
Start_Insn;
Gen_SSE_Prefix (Mode_F64);
Gen_SSE_Opc (Opc_Movsd_Xmm_M64);
Gen_8 (To_Reg_Xmm (Reg_Res) * 8 + 2#00_000_100#);
Gen_8 (2#00_100_100#);
End_Insn;
end if;
-- addl %esp, 8
Emit_Addl_Sp_Imm (8);
end if;
when others =>
Error_Emit ("gen_conv_I64", Stmt);
end case;
end Gen_Conv_I64;
-- Convert FP to xxx.
procedure Gen_Conv_Fp (Stmt : O_Enode)
is
Mode : constant Mode_Type := Get_Expr_Mode (Stmt);
Reg : constant O_Reg := Get_Expr_Reg (Stmt);
Reg_Op : constant O_Reg := Get_Expr_Reg (Get_Expr_Operand (Stmt));
Sslot : constant Int32 := -Int32 (Cur_Subprg.Target.Fp_Slot);
begin
if Abi.Flag_Sse2 and then
(Mode = Mode_I32 or (Flags.M64 and Mode = Mode_I64))
then
-- cvtsd2si
Gen_SSE_Prefix (Mode_F64);
Init_Modrm_Reg (Reg_Op, Int_Mode_To_Size (Mode), Reg);
Gen_SSE_Opc (Opc_Cvtsd2si_Reg_Xm);
Gen_Mod_Rm_Reg;
End_Insn;
return;
end if;
if Reg_Op in Regs_Xmm then
-- movsd %xmm, (%ebp),
Start_Insn;
Gen_SSE_Prefix (Mode_F64);
Init_Modrm_Offset (R_Bp, Sslot, Sz_Ptr, Reg_Op);
Gen_SSE_Opc (Opc_Movsd_M64_Xmm);
Gen_Mod_Rm_Reg;
End_Insn;
-- fldl slot(%ebp)
Start_Insn;
Init_Modrm_Offset (R_Bp, Sslot, Sz_Ptr);
Gen_8 (2#11011_00_1# + Mode_Fp_To_Mf (Mode_F64));
Gen_Mod_Rm_Opc (2#00_000_000#);
End_Insn;
end if;
case Mode is
when Mode_I32 =>
-- fistpl slot(%ebp)
Start_Insn;
Init_Modrm_Offset (R_Bp, Sslot, Sz_32);
Gen_8 (2#11011_011#);
Gen_Mod_Rm_Opc (2#00_011_000#);
End_Insn;
-- movl slot(%ebp), reg
Start_Insn;
Init_Modrm_Offset (R_Bp, Sslot, Sz_32, Reg);
Gen_8 (Opc_Movl_Reg_Rm);
Gen_Mod_Rm_Reg;
End_Insn;
when Mode_I64 =>
-- fistpq slot(%ebp)
Start_Insn;
Init_Modrm_Offset (R_Bp, Sslot, Sz_32);
Gen_8 (2#11011_111#);
Gen_Mod_Rm_Opc (2#00_111_000#);
End_Insn;
-- movl slot(%ebp), reg
for Sz in Sz_32l .. Sz_32h loop
Start_Insn;
Init_Modrm_Offset (R_Bp, Sslot, Sz, Reg);
Gen_8 (Opc_Movl_Reg_Rm);
Gen_Mod_Rm_Reg;
End_Insn;
end loop;
when others =>
Error_Emit ("gen_conv_fp", Stmt);
end case;
end Gen_Conv_Fp;
procedure Gen_Grp1_Insn_Mode (Stmt : O_Enode; Cl : Byte; Ch : Byte) is
begin
case Get_Expr_Mode (Stmt) is
when Mode_U32
| Mode_I32
| Mode_P32 =>
Gen_Grp1_Insn (Cl, Stmt, Sz_32);
when Mode_I64
| Mode_U64 =>
if Flags.M64 then
Gen_Grp1_Insn (Cl, Stmt, Sz_64);
else
Gen_Grp1_Insn (Cl, Stmt, Sz_32l);
Gen_Grp1_Insn (Ch, Stmt, Sz_32h);
end if;
when Mode_B2
| Mode_I8
| Mode_U8 =>
Gen_Grp1_Insn (Cl, Stmt, Sz_8);
when others =>
Error_Emit ("gen_grp1_insn_mode", Stmt);
end case;
end Gen_Grp1_Insn_Mode;
procedure Gen_Check_Overflow (Mode : Mode_Type) is
begin
case Mode is
when Mode_I32
| Mode_I64
| Mode_I8 =>
Gen_Into;
when Mode_U64
| Mode_U32
| Mode_U8 =>
-- FIXME: check no carry.
null;
when Mode_B2 =>
null;
when others =>
raise Program_Error;
end case;
end Gen_Check_Overflow;
procedure Gen_Emit_Fp_Op (Stmt : O_Enode; Fp_Op : Byte)
is
Right : constant O_Enode := Get_Expr_Right (Stmt);
Reg : constant O_Reg := Get_Expr_Reg (Right);
B_Size : Byte;
begin
Start_Insn;
case Reg is
when R_St0 =>
Gen_8 (2#11011_110#);
Gen_8 (2#11_000_001# or Fp_Op);
when R_Mem =>
case Get_Expr_Mode (Stmt) is
when Mode_F32 =>
B_Size := 0;
when Mode_F64 =>
B_Size := 2#100#;
when others =>
raise Program_Error;
end case;
Init_Modrm_Mem (Right, Sz_Ptr);
Gen_8 (2#11011_000# or B_Size);
Gen_Mod_Rm_Opc (Fp_Op);
when others =>
raise Program_Error;
end case;
End_Insn;
end Gen_Emit_Fp_Op;
procedure Gen_Emit_Fp_Or_Xmm_Op
(Stmt : O_Enode; Fp_Op : Byte; Xmm_Op : Byte)
is
Reg : constant O_Reg := Get_Expr_Reg (Stmt);
begin
if Reg in Regs_Xmm then
declare
Mode : constant Mode_Type := Get_Expr_Mode (Stmt);
Right : constant O_Enode := Get_Expr_Right (Stmt);
begin
Start_Insn;
Gen_SSE_Prefix (Mode);
Init_Modrm_Expr (Right, Sz_32, Reg);
Gen_SSE_Opc (Xmm_Op);
Gen_Mod_Rm_Reg;
End_Insn;
end;
else
Gen_Emit_Fp_Op (Stmt, Fp_Op);
end if;
end Gen_Emit_Fp_Or_Xmm_Op;
procedure Emit_Mod (Stmt : O_Enode; Sz : Insn_Size)
is
Right : O_Enode;
Pc1, Pc2, Pc3: Pc_Type;
begin
-- a : EAX
-- d : EDX
-- b : Rm
-- d := Rm
-- d := d ^ a
-- cltd
-- if cc < 0 then
-- idiv b
-- if edx /= 0 then
-- edx := edx + b
-- end if
-- else
-- idiv b
-- end if
Right := Get_Expr_Right (Stmt);
-- %edx <- right
Emit_Load (R_Dx, Right, Sz);
-- xorl %eax -> %edx
Start_Insn;
Gen_Rex_B (R_None, Sz);
Gen_8 (Opc_Xorl_Rm_Reg);
Gen_8 (2#11_000_010#);
End_Insn;
Gen_Cdq (Sz);
-- js
Gen_2 (Opc_Jcc + 2#1000#, 0);
Pc1 := Get_Current_Pc;
-- idiv
Gen_Grp3_Insn (Opc2_Grp3_Idiv, Right, Sz);
-- jmp
Gen_2 (Opc_Jmp_Short, 0);
Pc2 := Get_Current_Pc;
Patch_8 (Pc1 - 1, Unsigned_8 (Get_Current_Pc - Pc1));
-- idiv
Gen_Grp3_Insn (Opc2_Grp3_Idiv, Right, Sz);
-- tstl %edx,%edx
Start_Insn;
Gen_Rex_B (R_None, Sz);
Gen_8 (Opc_Test_Rm_Reg + 1);
Gen_8 (2#11_010_010#);
End_Insn;
-- jz
Gen_2 (Opc_Jcc + 2#0100#, 0);
Pc3 := Get_Current_Pc;
-- addl b, %edx
Start_Insn;
Init_Modrm_Expr (Right, Sz, R_Dx);
Gen_8 (Opc_Addl_Reg_Rm);
Gen_Mod_Rm_Reg;
End_Insn;
Patch_8 (Pc2 - 1, Unsigned_8 (Get_Current_Pc - Pc2));
Patch_8 (Pc3 - 1, Unsigned_8 (Get_Current_Pc - Pc3));
end Emit_Mod;
procedure Emit_Insn (Stmt : O_Enode)
is
use Ortho_Code.Flags;
Kind : constant OE_Kind := Get_Expr_Kind (Stmt);
Mode : constant Mode_Type := Get_Expr_Mode (Stmt);
Reg : O_Reg;
begin
case Kind is
when OE_Beg =>
if Flag_Debug /= Debug_None then
Decls.Set_Block_Info1 (Get_Block_Decls (Stmt),
Int32 (Get_Current_Pc - Subprg_Pc));
end if;
when OE_End =>
if Flag_Debug /= Debug_None then
Decls.Set_Block_Info2 (Get_Block_Decls (Get_End_Beg (Stmt)),
Int32 (Get_Current_Pc - Subprg_Pc));
end if;
when OE_Leave =>
null;
when OE_BB =>
null;
when OE_Add_Ov =>
if Mode in Mode_Fp then
Gen_Emit_Fp_Or_Xmm_Op (Stmt, 2#000_000#, 16#58#);
else
Gen_Grp1_Insn_Mode (Stmt, Opc2_Grp1_Add, Opc2_Grp1_Adc);
Gen_Check_Overflow (Mode);
end if;
when OE_Or =>
Gen_Grp1_Insn_Mode (Stmt, Opc2_Grp1_Or, Opc2_Grp1_Or);
when OE_And =>
Gen_Grp1_Insn_Mode (Stmt, Opc2_Grp1_And, Opc2_Grp1_And);
when OE_Xor =>
Gen_Grp1_Insn_Mode (Stmt, Opc2_Grp1_Xor, Opc2_Grp1_Xor);
when OE_Sub_Ov =>
if Mode in Mode_Fp then
Gen_Emit_Fp_Or_Xmm_Op (Stmt, 2#100_000#, 16#5c#);
else
Gen_Grp1_Insn_Mode (Stmt, Opc2_Grp1_Sub, Opc2_Grp1_Sbb);
Gen_Check_Overflow (Mode);
end if;
when OE_Mul_Ov
| OE_Mul =>
case Mode is
when Mode_U8 =>
Gen_Umul (Stmt, Sz_8);
when Mode_U16 =>
Gen_Umul (Stmt, Sz_16);
when Mode_U32 =>
Gen_Mul (Stmt, Sz_32);
when Mode_I32 =>
Gen_Grp3_Insn (Opc2_Grp3_Imul, Get_Expr_Right (Stmt), Sz_32);
if Kind = OE_Mul_Ov then
Gen_Check_Overflow (Mode);
end if;
when Mode_I64 =>
Gen_Grp3_Insn (Opc2_Grp3_Imul, Get_Expr_Right (Stmt), Sz_64);
if Kind = OE_Mul_Ov then
Gen_Check_Overflow (Mode);
end if;
when Mode_U64 =>
pragma Assert (Flags.M64);
Gen_Mul (Stmt, Sz_64);
when Mode_F32
| Mode_F64 =>
Gen_Emit_Fp_Or_Xmm_Op (Stmt, 2#001_000#, 16#59#);
when others =>
Error_Emit ("emit_insn: mul_ov", Stmt);
end case;
when OE_Shl =>
declare
Right : O_Enode;
Sz : Insn_Size;
Val : Uns32;
begin
case Mode is
when Mode_U32 =>
Sz := Sz_32;
when others =>
Error_Emit ("emit_insn: shl", Stmt);
end case;
Right := Get_Expr_Right (Stmt);
if Get_Expr_Kind (Right) = OE_Const then
Val := Get_Expr_Low (Right);
Start_Insn;
Init_Modrm_Expr (Get_Expr_Left (Stmt), Sz);
if Val = 1 then
Gen_Insn_Sz (2#1101000_0#, Sz);
Gen_Mod_Rm_Opc (2#100_000#);
else
Gen_Insn_Sz (2#1100000_0#, Sz);
Gen_Mod_Rm_Opc (2#100_000#);
Gen_8 (Byte (Val and 31));
end if;
End_Insn;
else
pragma Assert (Get_Expr_Reg (Right) = R_Cx);
Start_Insn;
Init_Modrm_Expr (Get_Expr_Left (Stmt), Sz);
Gen_Insn_Sz (2#1101001_0#, Sz);
Gen_Mod_Rm_Opc (2#100_000#);
End_Insn;
end if;
end;
when OE_Mod
| OE_Rem
| OE_Div_Ov =>
case Mode is
when Mode_U32
| Mode_U64 =>
Gen_Clear_Edx;
Gen_Grp3_Insn (Opc2_Grp3_Div, Get_Expr_Right (Stmt),
Int_Mode_To_Size (Mode));
when Mode_I32
| Mode_I64 =>
declare
Sz : constant Insn_Size := Int_Mode_To_Size (Mode);
begin
if Kind = OE_Mod then
Emit_Mod (Stmt, Sz);
else
Gen_Cdq (Sz);
Gen_Grp3_Insn
(Opc2_Grp3_Idiv, Get_Expr_Right (Stmt), Sz);
end if;
end;
when Mode_F32
| Mode_F64 =>
-- No Mod or Rem for fp types.
pragma Assert (Kind = OE_Div_Ov);
Gen_Emit_Fp_Or_Xmm_Op (Stmt, 2#110_000#, 16#5e#);
when others =>
Error_Emit ("emit_insn: mod_ov", Stmt);
end case;
when OE_Not =>
case Mode is
when Mode_B2 =>
-- Xor VAL, $1
Start_Insn;
Init_Modrm_Expr (Stmt, Sz_8);
Gen_8 (Opc_Grp1v_Rm_Imm8);
Gen_Mod_Rm_Opc (Opc2_Grp1_Xor);
Gen_8 (16#01#);
End_Insn;
when Mode_U8 =>
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Not, Stmt, Sz_8);
when Mode_U16 =>
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Not, Stmt, Sz_16);
when Mode_U32 =>
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Not, Stmt, Sz_32);
when Mode_U64 =>
if Flags.M64 then
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Not, Stmt, Sz_64);
else
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Not, Stmt, Sz_32l);
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Not, Stmt, Sz_32h);
end if;
when others =>
Error_Emit ("emit_insn: not", Stmt);
end case;
when OE_Neg_Ov =>
case Mode is
when Mode_I8 =>
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Neg, Stmt, Sz_8);
--Gen_Into;
when Mode_I16 =>
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Neg, Stmt, Sz_16);
--Gen_Into;
when Mode_I32 =>
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Neg, Stmt, Sz_32);
--Gen_Into;
when Mode_I64 =>
if Flags.M64 then
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Neg, Stmt, Sz_64);
else
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Neg, Stmt, Sz_32l);
-- adcl 0, high
Start_Insn;
Init_Modrm_Expr (Get_Expr_Operand (Stmt), Sz_32h);
Gen_8 (Opc_Grp1v_Rm_Imm8);
Gen_Mod_Rm_Opc (Opc2_Grp1_Adc);
Gen_8 (0);
End_Insn;
Gen_Grp3_Insn_Stmt (Opc2_Grp3_Neg, Stmt, Sz_32h);
--Gen_Into;
end if;
when Mode_F32
| Mode_F64 =>
Reg := Get_Expr_Reg (Stmt);
if Reg in Regs_Xmm then
-- Xorp{sd} reg, cst
Start_Insn;
Init_Modrm_Sym (Get_Xmm_Sign_Constant (Mode), Sz_32, Reg);
Gen_SSE_D16_Opc (Mode, Opc2_0f_Xorp);
Gen_Mod_Rm_Reg;
End_Insn;
else
-- fchs
Gen_2 (2#11011_001#, 2#1110_0000#);
end if;
when others =>
Error_Emit ("emit_insn: neg_ov", Stmt);
end case;
when OE_Abs_Ov =>
case Mode is
when Mode_I32
| Mode_I64 =>
Emit_Abs (Get_Expr_Operand (Stmt), Mode);
when Mode_F32
| Mode_F64 =>
Reg := Get_Expr_Reg (Stmt);
if Reg in Regs_Xmm then
-- Andp{sd} reg, cst
Start_Insn;
Init_Modrm_Sym (Get_Xmm_Mask_Constant (Mode), Sz_32, Reg);
Gen_SSE_D16_Opc (Mode, Opc2_0f_Andp);
Gen_Mod_Rm_Reg;
End_Insn;
else
-- fabs
Gen_2 (2#11011_001#, 2#1110_0001#);
end if;
when others =>
Error_Emit ("emit_insn: abs_ov", Stmt);
end case;
when OE_Kind_Cmp =>
declare
Left : constant O_Enode := Get_Expr_Left (Stmt);
Op_Mode : constant Mode_Type := Get_Expr_Mode (Left);
begin
case Op_Mode is
when Mode_U32
| Mode_I32
| Mode_P32 =>
Gen_Grp1_Insn (Opc2_Grp1_Cmp, Stmt, Sz_32);
when Mode_B2
| Mode_I8
| Mode_U8 =>
Gen_Grp1_Insn (Opc2_Grp1_Cmp, Stmt, Sz_8);
when Mode_U64
| Mode_P64 =>
if Flags.M64 then
Gen_Grp1_Insn (Opc2_Grp1_Cmp, Stmt, Sz_64);
else
declare
Pc : Pc_Type;
begin
Gen_Grp1_Insn (Opc2_Grp1_Cmp, Stmt, Sz_32h);
-- jne
Gen_2 (Opc_Jcc + 2#0101#, 0);
Pc := Get_Current_Pc;
Gen_Grp1_Insn (Opc2_Grp1_Cmp, Stmt, Sz_32l);
Patch_8 (Pc - 1, Unsigned_8 (Get_Current_Pc - Pc));
end;
end if;
when Mode_I64 =>
if Flags.M64 then
Gen_Grp1_Insn (Opc2_Grp1_Cmp, Stmt, Sz_64);
else
declare
Pc : Pc_Type;
begin
Reg := Get_Expr_Reg (Stmt);
Gen_Grp1_Insn (Opc2_Grp1_Cmp, Stmt, Sz_32h);
-- Note: this does not clobber a reg due to care in
-- insns.
Emit_Setcc_Reg
(Reg, Insns.Ekind_Signed_To_Cc (Kind));
-- jne
Gen_2 (Opc_Jcc + 2#0101#, 0);
Pc := Get_Current_Pc;
Gen_Grp1_Insn (Opc2_Grp1_Cmp, Stmt, Sz_32l);
Emit_Setcc_Reg
(Reg, Insns.Ekind_Unsigned_To_Cc (Kind));
Patch_8 (Pc - 1, Unsigned_8 (Get_Current_Pc - Pc));
return;
end;
end if;
when Mode_F32
| Mode_F64 =>
if Abi.Flag_Sse2 then
-- comisd %xmm, rm
Start_Insn;
Init_Modrm_Expr (Get_Expr_Right (Stmt), Sz_32,
Get_Expr_Reg (Left));
Gen_SSE_D16_Opc (Op_Mode, 16#2f#);
Gen_Mod_Rm_Reg;
End_Insn;
else
-- fcomip st, st(1)
Start_Insn;
Gen_8 (2#11011_111#);
Gen_8 (2#1111_0001#);
End_Insn;
-- fstp st, st (0)
Start_Insn;
Gen_8 (2#11011_101#);
Gen_8 (2#11_011_000#);
End_Insn;
end if;
when others =>
Error_Emit ("emit_insn: cmp", Stmt);
end case;
-- Result is in eflags.
pragma Assert (Get_Expr_Reg (Stmt) in Regs_Cc);
end;
when OE_Addrd =>
pragma Assert (Mode = Abi.Mode_Ptr);
if Flags.M64
and then not Insns.Is_External_Object (Get_Addr_Decl (Stmt))
then
-- Use RIP relative to load an address.
Emit_Lea (Stmt);
else
Emit_Load_Imm (Stmt, Sz_Ptr);
end if;
when OE_Const =>
case Mode is
when Mode_B2
| Mode_U8
| Mode_I8 =>
Emit_Load_Imm (Stmt, Sz_8);
when Mode_U32
| Mode_I32
| Mode_P32 =>
Emit_Load_Imm (Stmt, Sz_32);
when Mode_I64
| Mode_U64
| Mode_P64 =>
if Flags.M64 then
Emit_Load_Imm (Stmt, Sz_64);
else
pragma Assert (Mode /= Mode_P64);
Emit_Load_Imm (Stmt, Sz_32l);
Emit_Load_Imm (Stmt, Sz_32h);
end if;
when Mode_Fp =>
Emit_Load_Fp (Stmt, Mode);
when others =>
Error_Emit ("emit_insn: const", Stmt);
end case;
when OE_Indir =>
case Mode is
when Mode_U32
| Mode_I32
| Mode_P32 =>
Emit_Load_Mem (Stmt, Sz_32);
when Mode_B2
| Mode_U8
| Mode_I8 =>
Emit_Load_Mem (Stmt, Sz_8);
when Mode_U64
| Mode_I64
| Mode_P64 =>
if Flags.M64 then
Emit_Load_Mem (Stmt, Sz_64);
else
pragma Assert (Mode /= Mode_P64);
Emit_Load_Mem (Stmt, Sz_32l);
Emit_Load_Mem (Stmt, Sz_32h);
end if;
when Mode_Fp =>
Emit_Load_Fp_Mem (Stmt, Mode);
when others =>
Error_Emit ("emit_insn: indir", Stmt);
end case;
when OE_Conv_Ov
| OE_Conv =>
-- Call Gen_Conv_FROM
case Get_Expr_Mode (Get_Expr_Operand (Stmt)) is
when Mode_U32 =>
Gen_Conv_U32 (Stmt, Kind = OE_Conv_Ov);
when Mode_I32 =>
Gen_Conv_I32 (Stmt, Kind = OE_Conv_Ov);
when Mode_U8 =>
Gen_Conv_U8 (Stmt);
when Mode_B2 =>
Gen_Conv_B2 (Stmt);
when Mode_I64 =>
Gen_Conv_I64 (Stmt, Kind = OE_Conv_Ov);
when Mode_F32
| Mode_F64 =>
Gen_Conv_Fp (Stmt);
when others =>
Error_Emit ("emit_insn: conv", Stmt);
end case;
when OE_Asgn =>
case Mode is
when Mode_U32
| Mode_I32
| Mode_P32 =>
Emit_Store (Stmt, Sz_32);
when Mode_B2
| Mode_U8
| Mode_I8 =>
Emit_Store (Stmt, Sz_8);
when Mode_U64
| Mode_I64
| Mode_P64 =>
if Flags.M64 then
Emit_Store (Stmt, Sz_64);
else
Emit_Store (Stmt, Sz_32l);
Emit_Store (Stmt, Sz_32h);
end if;
when Mode_Fp =>
if Abi.Flag_Sse2 then
Emit_Store_Xmm (Stmt, Mode);
else
Emit_Store_Fp (Stmt, Mode);
end if;
when others =>
Error_Emit ("emit_insn: move", Stmt);
end case;
when OE_Jump_F =>
Reg := Get_Expr_Reg (Get_Expr_Operand (Stmt));
if Reg not in Regs_Cc then
Error_Emit ("emit_insn/jmp_f: not cc", Stmt);
end if;
Emit_Jmp_T (Stmt, Inverse_Cc (Reg));
when OE_Jump_T =>
Reg := Get_Expr_Reg (Get_Expr_Operand (Stmt));
if Reg not in Regs_Cc then
Error_Emit ("emit_insn/jmp_t: not cc", Stmt);
end if;
Emit_Jmp_T (Stmt, Reg);
when OE_Jump =>
Emit_Jmp (Stmt);
when OE_Label =>
Emit_Label (Stmt);
when OE_Ret =>
-- Value already set.
null;
when OE_Arg =>
-- Only arguments passed on the stack are represented by OE_Arg.
-- Arguments passed by registers (for x86-64) are simply
-- pre-computed.
case Mode is
when Mode_U32
| Mode_I32
| Mode_P32 =>
Emit_Push (Get_Expr_Operand (Stmt), Sz_32);
when Mode_U64
| Mode_I64
| Mode_P64 =>
if Flags.M64 then
Emit_Push (Get_Expr_Operand (Stmt), Sz_64);
else
Emit_Push (Get_Expr_Operand (Stmt), Sz_32h);
Emit_Push (Get_Expr_Operand (Stmt), Sz_32l);
end if;
when Mode_Fp =>
Emit_Push_Fp (Get_Expr_Operand (Stmt), Mode);
when others =>
Error_Emit ("emit_insn: oe_arg", Stmt);
end case;
when OE_Stack_Adjust =>
Emit_Stack_Adjust (Stmt);
when OE_Call =>
Emit_Call (Stmt);
when OE_Intrinsic =>
Emit_Intrinsic (Stmt);
when OE_Move =>
declare
Operand : constant O_Enode := Get_Expr_Operand (Stmt);
Op_Reg : constant O_Reg := Get_Expr_Reg (Operand);
begin
Reg := Get_Expr_Reg (Stmt);
case Mode is
when Mode_B2 =>
if Reg in Regs_R64 and then Op_Reg in Regs_Cc then
Emit_Setcc (Stmt, Op_Reg);
elsif (Reg = R_Eq or Reg = R_Ne)
and then Op_Reg in Regs_R64
then
Emit_Tst (Op_Reg, Sz_8);
else
Error_Emit ("emit_insn: move/b2", Stmt);
end if;
when Mode_U32
| Mode_I32 =>
Emit_Move (Operand, Sz_32, Reg);
when Mode_U64
| Mode_I64
| Mode_P64 =>
pragma Assert (Flags.M64);
Emit_Move (Operand, Sz_64, Reg);
when Mode_F64
| Mode_F32 =>
Emit_Move_Xmm (Operand, Mode, Reg);
when others =>
Error_Emit ("emit_insn: move", Stmt);
end case;
end;
when OE_Alloca =>
pragma Assert (Mode = Abi.Mode_Ptr);
Gen_Alloca (Stmt);
when OE_Set_Stack =>
Emit_Load_Mem (Stmt, Sz_Ptr);
when OE_Add
| OE_Addrl =>
case Mode is
when Mode_U32
| Mode_I32
| Mode_P32 =>
Emit_Lea (Stmt);
when Mode_U64
| Mode_I64
| Mode_P64 =>
pragma Assert (Flags.M64);
Emit_Lea (Stmt);
when others =>
Error_Emit ("emit_insn: oe_add", Stmt);
end case;
when OE_Spill =>
case Mode is
when Mode_B2
| Mode_U8
| Mode_I8 =>
Emit_Spill (Stmt, Sz_8);
when Mode_U32
| Mode_I32
| Mode_P32 =>
Emit_Spill (Stmt, Sz_32);
when Mode_U64
| Mode_I64
| Mode_P64 =>
if Flags.M64 then
Emit_Spill (Stmt, Sz_64);
else
Emit_Spill (Stmt, Sz_32l);
Emit_Spill (Stmt, Sz_32h);
end if;
when Mode_F32
| Mode_F64 =>
Emit_Spill_Xmm (Stmt, Mode);
when others =>
Error_Emit ("emit_insn: spill", Stmt);
end case;
when OE_Reload =>
declare
Expr : constant O_Enode := Get_Expr_Operand (Stmt);
begin
Reg := Get_Expr_Reg (Stmt);
case Mode is
when Mode_B2
| Mode_U8
| Mode_I8 =>
Emit_Load (Reg, Expr, Sz_8);
when Mode_U32
| Mode_I32
| Mode_P32 =>
Emit_Load (Reg, Expr, Sz_32);
when Mode_U64
| Mode_I64
| Mode_P64 =>
if Flags.M64 then
Emit_Load (Reg, Expr, Sz_64);
else
Emit_Load (Reg, Expr, Sz_32l);
Emit_Load (Reg, Expr, Sz_32h);
end if;
when Mode_F32
| Mode_F64 =>
pragma Assert (Reg in Regs_Xmm);
-- movsd
Start_Insn;
Gen_SSE_Prefix (Mode_F64);
Init_Modrm_Mem (Expr, Sz_Fp, Reg);
Gen_SSE_Opc (Opc_Movsd_Xmm_M64);
Gen_Mod_Rm_Reg;
End_Insn;
when others =>
Error_Emit ("emit_insn: reload", Stmt);
end case;
end;
when OE_Reg =>
Reg_Helper := Get_Expr_Reg (Stmt);
when OE_Case_Expr
| OE_Case =>
null;
when OE_Line =>
if Flag_Debug /= Debug_None then
Dwarf.Set_Line_Stmt (Get_Expr_Line_Number (Stmt));
Set_Current_Section (Sect_Text);
end if;
when others =>
Error_Emit ("cannot handle insn", Stmt);
end case;
end Emit_Insn;
function Get_Preserved_Regs return O_Reg_Bitmap is
begin
if Flags.M64 then
if Flags.Win64 then
return Preserved_Regs_Win64;
else
return Preserved_Regs_Lin64;
end if;
else
return Preserved_Regs_32;
end if;
end Get_Preserved_Regs;
-- List of registers preserved accross calls.
Preserved_Regs : constant O_Reg_Bitmap := Get_Preserved_Regs;
procedure Push_Reg (Reg : Regs_R64) is
begin
Gen_Push_Pop_Reg (Opc_Push_Reg, Reg, Sz_Ptr);
end Push_Reg;
procedure Pop_Reg (Reg : Regs_R64) is
begin
Gen_Push_Pop_Reg (Opc_Pop_Reg, Reg, Sz_Ptr);
end Pop_Reg;
procedure Gen_Sub_Sp (Imm : Int32) is
begin
Start_Insn;
Init_Modrm_Reg (R_Sp, Sz_Ptr);
Gen_Insn_Grp1 (Opc2_Grp1_Sub, Imm);
End_Insn;
end Gen_Sub_Sp;
procedure Emit_Prologue (Subprg : Subprogram_Data_Acc)
is
use Ortho_Code.Decls;
use Ortho_Code.Flags;
use Ortho_Code.X86.Insns;
Sym : Symbol;
Subprg_Decl : O_Dnode;
Is_Global : Boolean;
Frame_Size : Unsigned_32;
Saved_Regs_Size : Unsigned_32;
Has_Fp_Inter : Boolean;
begin
-- Switch to .text section and align the function (to avoid the nested
-- function trick and for performance).
Set_Current_Section (Sect_Text);
Gen_Pow_Align (2);
-- Set symbol.
Subprg_Decl := Subprg.D_Decl;
Sym := Get_Decl_Symbol (Subprg_Decl);
case Get_Decl_Storage (Subprg_Decl) is
when O_Storage_Public
| O_Storage_External =>
-- FIXME: should not accept the external case.
Is_Global := True;
when others =>
Is_Global := False;
end case;
Set_Symbol_Pc (Sym, Is_Global);
Subprg_Pc := Get_Current_Pc;
-- Return address and saved frame pointer are preserved.
Saved_Regs_Size := 2;
for R in Preserved_Regs'Range loop
if Preserved_Regs (R) and Reg_Used (R) then
Saved_Regs_Size := Saved_Regs_Size + 1;
end if;
end loop;
if Flags.M64 then
Saved_Regs_Size := Saved_Regs_Size * 8;
else
Saved_Regs_Size := Saved_Regs_Size * 4;
end if;
-- Compute frame size.
-- Saved_Regs_Size must be added and substracted as the stack boundary
-- can be larger than a reg size.
Frame_Size := Unsigned_32 (Subprg.Stack_Max) + Saved_Regs_Size;
-- Align.
Frame_Size := (Frame_Size + X86.Flags.Stack_Boundary - 1)
and not (X86.Flags.Stack_Boundary - 1);
-- The bytes for saved regs are already allocated.
Frame_Size := Frame_Size - Saved_Regs_Size;
-- Emit prolog.
-- push %ebp / push %rbp
Push_Reg (R_Bp);
-- movl %esp, %ebp / movq %rsp, %rbp
Start_Insn;
Gen_Rex (16#48#);
Gen_8 (Opc_Mov_Rm_Reg + 1);
Gen_8 (2#11_100_101#);
End_Insn;
-- Save int arguments (only on x86-64).
Has_Fp_Inter := False;
if Flags.M64 then
declare
Inter : O_Dnode;
R : O_Reg;
begin
Inter := Get_Subprg_Interfaces (Subprg.D_Decl);
while Inter /= O_Dnode_Null loop
R := Get_Decl_Reg (Inter);
if R in Regs_R64 then
Push_Reg (R);
-- Space for arguments was already counted in frame size.
-- As the space is allocated by the push, don't allocate it
-- later.
Frame_Size := Frame_Size - 8;
elsif R in Regs_Xmm then
-- Need to save Xmm registers, but later.
Has_Fp_Inter := True;
else
pragma Assert (R = R_None);
null;
end if;
Inter := Get_Interface_Chain (Inter);
end loop;
end;
end if;
-- subl XXX, %esp / subq XXX, %rsp
if Frame_Size /= 0 then
if not X86.Flags.Flag_Alloca_Call
or else Frame_Size <= 4096
then
Gen_Sub_Sp (Int32 (Frame_Size));
else
pragma Assert (not Flags.M64);
-- mov stack_size,%eax
Start_Insn;
Gen_8 (Opc_Movl_Imm_Reg + To_Reg32 (R_Ax));
Gen_32 (Frame_Size);
End_Insn;
Gen_Call (Chkstk_Symbol);
end if;
end if;
-- Save XMM arguments.
if Flags.M64 and Has_Fp_Inter then
declare
Inter : O_Dnode;
R : O_Reg;
begin
Inter := Get_Subprg_Interfaces (Subprg.D_Decl);
while Inter /= O_Dnode_Null loop
R := Get_Decl_Reg (Inter);
if R in Regs_Xmm then
Start_Insn;
Gen_SSE_Prefix (Mode_F64);
Init_Modrm_Offset (R_Bp, Get_Local_Offset (Inter), Sz_Fp, R);
Gen_SSE_Opc (Opc_Movsd_M64_Xmm);
Gen_Mod_Rm_Reg;
End_Insn;
-- No need to adjust frame_size, it was already allocated.
end if;
Inter := Get_Interface_Chain (Inter);
end loop;
end;
end if;
if Flag_Profile then
Gen_Call (Mcount_Symbol);
end if;
-- Save preserved registers that are used in the function.
for R in Preserved_Regs'Range loop
if Preserved_Regs (R) and Reg_Used (R) then
Push_Reg (R);
end if;
end loop;
end Emit_Prologue;
procedure Emit_Epilogue (Subprg : Subprogram_Data_Acc)
is
use Ortho_Code.Decls;
use Ortho_Code.Types;
use Ortho_Code.Flags;
use Ortho_Code.X86.Insns;
Decl : O_Dnode;
Mode : Mode_Type;
begin
-- Restore registers.
for R in reverse Preserved_Regs'Range loop
if Preserved_Regs (R) and Reg_Used (R) then
Pop_Reg (R);
end if;
end loop;
Decl := Subprg.D_Decl;
if Get_Decl_Kind (Decl) = OD_Function then
Mode := Get_Type_Mode (Get_Decl_Type (Decl));
case Mode is
when Mode_U8
| Mode_B2 =>
-- movzx %al,%eax
Start_Insn;
Gen_8 (Opc_0f);
Gen_8 (Opc2_0f_Movzx);
Gen_8 (2#11_000_000#);
End_Insn;
when Mode_U32
| Mode_I32
| Mode_U64
| Mode_I64
| Mode_P32
| Mode_P64 =>
null;
when Mode_F32
| Mode_F64 =>
if Abi.Flag_Sse2 and not Flags.M64 then
-- movsd %xmm0, slot(%ebp)
Start_Insn;
Gen_SSE_Prefix (Mode);
Init_Modrm_Offset
(R_Bp, -Int32 (Cur_Subprg.Target.Fp_Slot), Sz_32);
Gen_SSE_Opc (Opc_Movsd_M64_Xmm);
Gen_Mod_Rm_Opc (2#00_000_000#);
End_Insn;
-- fldl slot(%ebp) [keep same modrm parameters]
Start_Insn;
Gen_8 (2#11011_001# + Mode_Fp_To_Mf (Mode));
Gen_Mod_Rm_Opc (2#00_000_000#);
End_Insn;
end if;
when others =>
raise Program_Error;
end case;
end if;
-- leave; ret;
Gen_1 (Opc_Leave);
Gen_1 (Opc_Ret);
if Flag_Debug /= Debug_None then
Set_Body_Info (Subprg.D_Body, Int32 (Get_Current_Pc - Subprg_Pc));
end if;
end Emit_Epilogue;
procedure Gen_FDE
is
Subprg_Size : Unsigned_32;
begin
Subprg_Size := Unsigned_32 (Get_Current_Pc - Subprg_Pc);
Set_Current_Section (Sect_Eh_Frame);
Prealloc (20);
Gen_32 (16); -- Length
Gen_32 (Unsigned_32 (Get_Current_Pc)); -- CIE pointer
Gen_32 (Unsigned_32 (Subprg_Pc)); -- Initial location (.text rel)
Gen_32 (Subprg_Size); -- Function size
Gen_8 (0); -- Length
Gen_8 (0);
Gen_8 (0);
Gen_8 (0);
end Gen_FDE;
procedure Emit_Subprg (Subprg : Subprogram_Data_Acc)
is
pragma Assert (Subprg = Cur_Subprg);
Stmt : O_Enode;
begin
if Debug.Flag_Debug_Code2 then
Abi.Disp_Subprg_Decl (Subprg.D_Decl);
end if;
Emit_Prologue (Subprg);
Stmt := Subprg.E_Entry;
loop
Stmt := Get_Stmt_Link (Stmt);
if Debug.Flag_Debug_Code2 then
Abi.Disp_Stmt (Stmt);
end if;
Emit_Insn (Stmt);
exit when Get_Expr_Kind (Stmt) = OE_Leave;
end loop;
Emit_Epilogue (Subprg);
if Flags.Eh_Frame then
Gen_FDE;
end if;
end Emit_Subprg;
procedure Emit_Var_Decl (Decl : O_Dnode)
is
use Decls;
Sym : Symbol;
begin
Sym := Create_Symbol (Get_Decl_Ident (Decl), False);
Set_Decl_Info (Decl, To_Int32 (Uns32 (Sym)));
end Emit_Var_Decl;
procedure Emit_Var_Zero (Decl : O_Dnode)
is
use Decls;
use Types;
Sym : constant Symbol := Symbol (To_Uns32 (Get_Decl_Info (Decl)));
Storage : constant O_Storage := Get_Decl_Storage (Decl);
Dtype : constant O_Tnode := Get_Decl_Type (Decl);
begin
Set_Current_Section (Sect_Bss);
pragma Assert (Storage = O_Storage_Public
or Storage = O_Storage_Private);
Gen_Pow_Align (Get_Type_Align (Dtype));
Set_Symbol_Pc (Sym, Storage = O_Storage_Public);
Gen_Space (Integer_32 (Get_Type_Size (Dtype)));
Set_Current_Section (Sect_Text);
end Emit_Var_Zero;
procedure Emit_Const_Decl (Decl : O_Dnode)
is
use Decls;
Sym : Symbol;
begin
Set_Current_Section (Sect_Rodata);
Sym := Create_Symbol (Get_Decl_Ident (Decl), False);
Set_Decl_Info (Decl, To_Int32 (Uns32 (Sym)));
Set_Current_Section (Sect_Text);
end Emit_Const_Decl;
procedure Emit_Const (Val : O_Cnode)
is
use Consts;
use Types;
H, L : Uns32;
begin
case Get_Const_Kind (Val) is
when OC_Signed
| OC_Unsigned
| OC_Float
| OC_Null
| OC_Lit =>
Get_Const_Bytes (Val, H, L);
case Get_Type_Mode (Get_Const_Type (Val)) is
when Mode_U8
| Mode_I8
| Mode_B2 =>
Gen_8 (Byte (L));
when Mode_U32
| Mode_I32
| Mode_F32
| Mode_P32 =>
Gen_32 (Unsigned_32 (L));
when Mode_F64
| Mode_I64
| Mode_U64
| Mode_P64 =>
Gen_32 (Unsigned_32 (L));
Gen_32 (Unsigned_32 (H));
when others =>
raise Program_Error;
end case;
when OC_Address =>
declare
Decl : O_Dnode;
Off : Uns32;
begin
Get_Global_Decl_Offset (Get_Const_Global (Val), Decl, Off);
Gen_Abs (Get_Decl_Symbol (Decl), Integer_32 (To_Int32 (Off)));
end;
when OC_Subprg_Address =>
Gen_Abs (Get_Decl_Symbol (Get_Const_Decl (Val)), 0);
when OC_Array =>
for I in 0 .. Get_Const_Aggr_Length (Val) - 1 loop
Emit_Const (Get_Const_Aggr_Element (Val, I));
end loop;
when OC_Record =>
declare
E : O_Cnode;
begin
for I in 0 .. Get_Const_Aggr_Length (Val) - 1 loop
E := Get_Const_Aggr_Element (Val, I);
Gen_Pow_Align (Get_Type_Align (Get_Const_Type (E)));
Emit_Const (E);
end loop;
end;
when OC_Zero =>
for I in 1 .. Get_Type_Size (Get_Const_Type (Val)) loop
Gen_8 (0);
end loop;
when OC_Sizeof
| OC_Record_Sizeof
| OC_Alignof
| OC_Union =>
raise Program_Error;
end case;
end Emit_Const;
procedure Emit_Init_Value (Decl : O_Dnode; Val : O_Cnode)
is
use Decls;
use Types;
Sym : constant Symbol := Get_Decl_Symbol (Decl);
Dtype : constant O_Tnode := Get_Decl_Type (Decl);
begin
case Get_Decl_Kind (Decl) is
when OD_Const =>
Set_Current_Section (Sect_Rodata);
when OD_Var =>
Set_Current_Section (Sect_Rodata);
when others =>
raise Syntax_Error;
end case;
Gen_Pow_Align (Get_Type_Align (Dtype));
Set_Symbol_Pc (Sym, Get_Decl_Storage (Decl) = O_Storage_Public);
Prealloc (Pc_Type (Consts.Get_Const_Size (Val)));
Emit_Const (Val);
Set_Current_Section (Sect_Text);
end Emit_Init_Value;
procedure Init
is
use Ortho_Ident;
use Ortho_Code.Flags;
begin
if Flags.M64 then
Arch := Arch_X86_64;
else
Arch := Arch_X86;
end if;
Create_Section (Sect_Text, ".text", Section_Exec + Section_Read);
Create_Section (Sect_Rodata, ".rodata", Section_Read);
Create_Section (Sect_Bss, ".bss",
Section_Read + Section_Write + Section_Zero);
Set_Current_Section (Sect_Text);
if Flag_Profile then
Mcount_Symbol := Create_Symbol (Get_Identifier ("mcount"), True);
end if;
if X86.Flags.Flag_Alloca_Call then
Chkstk_Symbol := Create_Symbol (Get_Identifier ("___chkstk"), True);
end if;
if not Flags.M64 then
Intrinsics_Symbol (Intrinsic_Mul_Ov_U64) :=
Create_Symbol (Get_Identifier ("__muldi3"), True);
Intrinsics_Symbol (Intrinsic_Div_Ov_U64) :=
Create_Symbol (Get_Identifier ("__mcode_div_ov_u64"), True);
Intrinsics_Symbol (Intrinsic_Mod_Ov_U64) :=
Create_Symbol (Get_Identifier ("__mcode_mod_ov_u64"), True);
Intrinsics_Symbol (Intrinsic_Mul_Ov_I64) :=
Create_Symbol (Get_Identifier ("__muldi3"), True);
Intrinsics_Symbol (Intrinsic_Div_Ov_I64) :=
Create_Symbol (Get_Identifier ("__divdi3"), True);
Intrinsics_Symbol (Intrinsic_Mod_Ov_I64) :=
Create_Symbol (Get_Identifier ("__mcode_mod_ov_i64"), True);
Intrinsics_Symbol (Intrinsic_Rem_Ov_I64) :=
Create_Symbol (Get_Identifier ("__mcode_rem_ov_i64"), True);
end if;
if Debug.Flag_Debug_Asm then
Dump_Asm := True;
end if;
if Debug.Flag_Debug_Hex then
Debug_Hex := True;
end if;
if Flags.Eh_Frame then
Create_Section (Sect_Eh_Frame, ".eh_frame", 0);
Set_Current_Section (Sect_Eh_Frame);
Prealloc (32);
-- Generate CIE
Gen_32 (28); -- Length
Gen_32 (0); -- CIE id = 0
Gen_8 (1); -- Version = 1
Gen_8 (Character'Pos ('z')); -- Augmentation
Gen_8 (Character'Pos ('R')); -- Augmentation
Gen_8 (0); -- End of Augmentation
Gen_8 (1); -- Code align factor
if Flags.M64 then
Dwarf.Gen_Sleb128 (-8); -- Data align factor
Dwarf.Gen_Uleb128 (16); -- Return address (16 = rip)
else
Dwarf.Gen_Sleb128 (-4);
Dwarf.Gen_Uleb128 (0); -- TODO
end if;
Dwarf.Gen_Uleb128 (1); -- z: length of the remainder of augmentation
Gen_8 (16#23#); -- R: pointer encoding: .text relative, udata4
-- CFIs (call frame instructions)
-- Initial state: cfa = rsp + 8, rip = -8@cfa
Gen_8 (16#0c#); -- DW_CFA_def_cfa
Gen_8 (16#07#); -- reg 7 (rsp)
Gen_8 (16#08#); -- offset 8
Gen_8 (16#80# or 16#10#); -- DW_CFA_def_offset reg 16 (rip)
Gen_8 (16#01#); -- offset 1 * (-8) = -8
-- push %rbp, cfa = rsp + 16
Gen_8 (16#40# or 16#01#); -- DW_CFA_advance_loc +1
Gen_8 (16#0e#); -- DW_CFA_def_cfa_offset
Gen_8 (16#10#); -- offset 16
Gen_8 (16#80# or 16#06#); -- DW_CFA_def_offset reg 6 (rbp)
Gen_8 (16#02#); -- offset 2 * (-8) = -16
-- movq %rsp, %rbp, cfa = rbp + 16
Gen_8 (16#40# or 16#03#); -- DW_CFA_advance_loc +3
Gen_8 (16#0d#); -- DW_CFA_def_cfa_register
Gen_8 (16#06#); -- reg 6 (rbp)
Gen_8 (0); -- nop
Gen_8 (0); -- nop
Set_Current_Section (Sect_Text);
end if;
if Flag_Debug /= Debug_None then
Dwarf.Init;
Set_Current_Section (Sect_Text);
end if;
end Init;
procedure Finish
is
use Ortho_Code.Flags;
begin
if Flag_Debug /= Debug_None then
Set_Current_Section (Sect_Text);
Dwarf.Finish;
end if;
if Flags.Eh_Frame then
Set_Current_Section (Sect_Eh_Frame);
Prealloc (4);
Gen_32 (0); -- Size = 0 -> end.
end if;
end Finish;
end Ortho_Code.X86.Emits;
|