1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
|
-- GHDL Run Time (GRT) - VCD generator.
-- Copyright (C) 2002 - 2014 Tristan Gingold
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <gnu.org/licenses>.
--
-- As a special exception, if other files instantiate generics from this
-- unit, or you link this unit with other files to produce an executable,
-- this unit does not by itself cause the resulting executable to be
-- covered by the GNU General Public License. This exception does not
-- however invalidate any other reasons why the executable file might be
-- covered by the GNU Public License.
-------------------------------------------------------------------------------
-- TODO:
-- * Fix the following issues :
-- + Currently both the top level signals and signals in packages aren't
-- visible on the tree view (SST) of gtkwave, but both of them are visible
-- when no item is selected in the tree view and are mixed together.
-- (Same issue with FST waves.)
-- + After calling Vcd_Put_Hierarchy (Pack, Match_List), Avhpi_Error is
-- raised several times when no signal paths are provided in a wave option
-- file. It has no consequences other than a printed message.
-- (Same issue with FST waves.)
with System; use System;
with Interfaces;
with Grt.Stdio; use Grt.Stdio;
with Grt.Errors; use Grt.Errors;
with Grt.Signals; use Grt.Signals;
with Grt.Table;
with Grt.Astdio; use Grt.Astdio;
with Grt.C; use Grt.C;
with Grt.Hooks; use Grt.Hooks;
with Grt.Rtis; use Grt.Rtis;
with Grt.Rtis_Addr; use Grt.Rtis_Addr;
with Grt.Rtis_Utils; use Grt.Rtis_Utils;
with Grt.Rtis_Types; use Grt.Rtis_Types;
with Grt.To_Strings;
with Grt.Wave_Opt; use Grt.Wave_Opt;
with Grt.Wave_Opt.Design; use Grt.Wave_Opt.Design;
with Grt.Fcvt;
with Grt.Options;
pragma Elaborate_All (Grt.Table);
package body Grt.Vcd is
-- If TRUE, put $date in vcd file.
-- Can be set to FALSE to make vcd comparaison easier.
Flag_Vcd_Date : Boolean := True;
Stream : FILEs;
procedure My_Vcd_Put (Str : String)
is
R : size_t;
pragma Unreferenced (R);
begin
R := fwrite (Str'Address, Str'Length, 1, Stream);
end My_Vcd_Put;
procedure My_Vcd_Putc (C : Character)
is
R : int;
pragma Unreferenced (R);
begin
R := fputc (Character'Pos (C), Stream);
end My_Vcd_Putc;
procedure My_Vcd_Close is
begin
fclose (Stream);
Stream := NULL_Stream;
end My_Vcd_Close;
-- VCD filename.
-- Stream corresponding to the VCD filename.
--Vcd_Stream : FILEs;
-- Index type of the table of vcd variables to dump.
type Vcd_Index_Type is new Integer;
-- Return TRUE if OPT is an option for VCD.
function Vcd_Option (Opt : String) return Boolean
is
F : constant Natural := Opt'First;
Mode : constant String := "wt" & NUL;
Vcd_Filename : String_Access;
begin
if Opt'Length < 5 or else Opt (F .. F + 4) /= "--vcd" then
return False;
end if;
if Opt'Length = 12 and then Opt (F + 5 .. F + 11) = "-nodate" then
Flag_Vcd_Date := False;
return True;
end if;
if Opt'Length > 6 and then Opt (F + 5) = '=' then
if Vcd_Close /= null then
Error ("--vcd: file already set");
return True;
end if;
-- Add an extra NUL character.
Vcd_Filename := new String (1 .. Opt'Length - 6 + 1);
Vcd_Filename (1 .. Opt'Length - 6) := Opt (F + 6 .. Opt'Last);
Vcd_Filename (Vcd_Filename'Last) := NUL;
if Vcd_Filename.all = "-" & NUL then
Stream := stdout;
else
Stream := fopen (Vcd_Filename.all'Address, Mode'Address);
if Stream = NULL_Stream then
Error_S ("cannot open ");
Error_E (Vcd_Filename (Vcd_Filename'First
.. Vcd_Filename'Last - 1));
return True;
end if;
end if;
Vcd_Putc := My_Vcd_Putc'Access;
Vcd_Put := My_Vcd_Put'Access;
Vcd_Close := My_Vcd_Close'Access;
return True;
else
return False;
end if;
end Vcd_Option;
procedure Vcd_Help is
begin
Put_Line (" --vcd=FILENAME dump signal values into a VCD file");
Put_Line (" --vcd-nodate do not write date in VCD file");
end Vcd_Help;
procedure Vcd_Newline is
begin
Vcd_Putc (Nl);
end Vcd_Newline;
procedure Vcd_Putline (Str : String) is
begin
Vcd_Put (Str);
Vcd_Newline;
end Vcd_Putline;
-- procedure Vcd_Put (Str : Ghdl_Str_Len_Type)
-- is
-- begin
-- Put_Str_Len (Vcd_Stream, Str);
-- end Vcd_Put;
procedure Vcd_Put_I32 (V : Ghdl_I32)
is
Str : String (1 .. 11);
First : Natural;
begin
To_Strings.To_String (Str, First, V);
Vcd_Put (Str (First .. Str'Last));
end Vcd_Put_I32;
procedure Vcd_Put_Idcode (N : Vcd_Index_Type)
is
Str : String (1 .. 8);
V, R : Vcd_Index_Type;
L : Natural;
begin
L := 0;
V := N;
loop
R := V mod 93;
V := V / 93;
L := L + 1;
Str (L) := Character'Val (33 + R);
exit when V = 0;
end loop;
Vcd_Put (Str (1 .. L));
end Vcd_Put_Idcode;
procedure Vcd_Put_Name (Obj : VhpiHandleT)
is
Name : String (1 .. 128);
Name_Len : Integer;
begin
Vhpi_Get_Str (VhpiNameP, Obj, Name, Name_Len);
if Name_Len <= Name'Last then
Vcd_Put (Name (1 .. Name_Len));
else
-- Truncate.
Vcd_Put (Name);
end if;
end Vcd_Put_Name;
procedure Vcd_Put_End is
begin
Vcd_Putline ("$end");
end Vcd_Put_End;
-- Called before elaboration.
procedure Vcd_Init
is
begin
if Vcd_Close = null then
return;
end if;
if Flag_Vcd_Date then
Vcd_Putline ("$date");
Vcd_Put (" ");
declare
type time_t is new Interfaces.Integer_64;
Cur_Time : time_t;
function time (Addr : Address) return time_t;
pragma Import (C, time);
function ctime (Timep: Address) return Ghdl_C_String;
pragma Import (C, ctime);
Ct : Ghdl_C_String;
begin
Cur_Time := time (Null_Address);
Ct := ctime (Cur_Time'Address);
for I in Positive loop
exit when Ct (I) = NUL;
Vcd_Putc (Ct (I));
end loop;
-- Note: ctime already append a LF.
end;
Vcd_Put_End;
end if;
Vcd_Putline ("$version");
Vcd_Putline (" GHDL v0");
Vcd_Put_End;
Vcd_Putline ("$timescale");
case Options.Time_Resolution_Scale is
when 5 =>
Vcd_Putline (" 1 fs");
when 4 =>
Vcd_Putline (" 1 ps");
when 3 =>
Vcd_Putline (" 1 ns");
when 2 =>
Vcd_Putline (" 1 us");
when 1 =>
Vcd_Putline (" 1 ms");
when 0 =>
Vcd_Putline (" 1 sec");
end case;
Vcd_Put_End;
end Vcd_Init;
package Vcd_Table is new Grt.Table
(Table_Component_Type => Verilog_Wire_Info,
Table_Index_Type => Vcd_Index_Type,
Table_Low_Bound => 0,
Table_Initial => 32);
procedure Avhpi_Error (Err : AvhpiErrorT)
is
pragma Unreferenced (Err);
begin
Put_Line ("Vcd.Avhpi_Error!");
null;
end Avhpi_Error;
function Rti_To_Vcd_Kind (Rti : Ghdl_Rti_Access) return Vcd_Var_Type is
begin
case Rti.Kind is
when Ghdl_Rtik_Subtype_Scalar =>
return Rti_To_Vcd_Kind
(To_Ghdl_Rtin_Subtype_Scalar_Acc (Rti).Basetype);
when Ghdl_Rtik_Type_B1 =>
if Rti = Std_Standard_Boolean_RTI_Ptr then
return Vcd_Bool;
elsif Rti = Std_Standard_Bit_RTI_Ptr then
return Vcd_Bit;
else
return Vcd_Bad;
end if;
when Ghdl_Rtik_Type_I32 =>
return Vcd_Integer32;
when Ghdl_Rtik_Type_F64 =>
return Vcd_Float64;
when Ghdl_Rtik_Type_E8 =>
if Rti = Ieee_Std_Logic_1164_Std_Ulogic_RTI_Ptr then
return Vcd_Stdlogic;
else
return Vcd_Enum8;
end if;
when others =>
return Vcd_Bad;
end case;
end Rti_To_Vcd_Kind;
function Rti_Array_To_Vcd_Kind (Rti : Ghdl_Rtin_Type_Array_Acc)
return Vcd_Var_Type
is
It : Ghdl_Rti_Access;
begin
-- Support only one-dimensional arrays...
if Rti.Nbr_Dim /= 1 then
return Vcd_Bad;
end if;
-- ... whose index is a scalar...
It := Rti.Indexes (0);
if It.Kind /= Ghdl_Rtik_Subtype_Scalar then
return Vcd_Bad;
end if;
-- ... integer.
if To_Ghdl_Rtin_Subtype_Scalar_Acc (It).Basetype.Kind
/= Ghdl_Rtik_Type_I32
then
return Vcd_Bad;
end if;
case Rti_To_Vcd_Kind (Rti.Element) is
when Vcd_Bit =>
return Vcd_Bitvector;
when Vcd_Stdlogic =>
return Vcd_Stdlogic_Vector;
when others =>
return Vcd_Array;
end case;
end Rti_Array_To_Vcd_Kind;
function Get_Vcd_Value_Kind (Sig : VhpiHandleT) return Vcd_Value_Kind is
begin
case Vhpi_Get_Kind (Sig) is
when VhpiPortDeclK =>
case Vhpi_Get_Mode (Sig) is
when VhpiInMode
| VhpiInoutMode
| VhpiBufferMode
| VhpiLinkageMode =>
return Vcd_Effective;
when VhpiOutMode =>
return Vcd_Driving;
when VhpiErrorMode =>
return Vcd_Value_Bad;
end case;
when VhpiSigDeclK =>
return Vcd_Effective;
when VhpiGenericDeclK
| VhpiConstDeclK =>
return Vcd_Variable;
when others =>
return Vcd_Value_Bad;
end case;
end Get_Vcd_Value_Kind;
procedure Get_Verilog_Wire (Sig : VhpiHandleT; Info : out Verilog_Wire_Info)
is
Sig_Type : VhpiHandleT;
Rti : Ghdl_Rti_Access;
Error : AvhpiErrorT;
Sig_Addr : Address;
Base : Address;
Bounds : Address;
Kind : Vcd_Var_Type;
Arr_Rti : Ghdl_Rtin_Type_Array_Acc;
Irange : Ghdl_Range_Ptr;
Val : Vcd_Value_Kind;
begin
-- Extract type of the signal.
Vhpi_Handle (VhpiSubtype, Sig, Sig_Type, Error);
if Error /= AvhpiErrorOk then
Avhpi_Error (Error);
return;
end if;
Rti := Avhpi_Get_Rti (Sig_Type);
Sig_Addr := Avhpi_Get_Address (Sig);
Object_To_Base_Bounds (Rti, Sig_Addr, Base, Bounds);
Sig_Addr := Base;
case Rti.Kind is
when Ghdl_Rtik_Type_B1
| Ghdl_Rtik_Type_E8
| Ghdl_Rtik_Subtype_Scalar =>
Kind := Rti_To_Vcd_Kind (Rti);
when Ghdl_Rtik_Subtype_Array =>
declare
St : constant Ghdl_Rtin_Subtype_Composite_Acc :=
To_Ghdl_Rtin_Subtype_Composite_Acc (Rti);
begin
Arr_Rti := To_Ghdl_Rtin_Type_Array_Acc (St.Basetype);
Kind := Rti_Array_To_Vcd_Kind (Arr_Rti);
pragma Assert (Bounds = Null_Address);
Bounds := Loc_To_Addr (St.Common.Depth, St.Layout,
Avhpi_Get_Context (Sig));
Bounds := Array_Layout_To_Bounds (Bounds);
end;
when Ghdl_Rtik_Type_Array =>
Arr_Rti := To_Ghdl_Rtin_Type_Array_Acc (Rti);
Kind := Rti_Array_To_Vcd_Kind (Arr_Rti);
when others =>
Kind := Vcd_Bad;
end case;
if Kind = Vcd_Bad then
Info := (Vtype => Vcd_Bad, Val => Vcd_Effective, Ptr => Null_Address);
return;
end if;
Val := Get_Vcd_Value_Kind (Sig);
if Val = Vcd_Value_Bad then
Info := (Vtype => Vcd_Bad, Val => Vcd_Effective, Ptr => Null_Address);
return;
end if;
-- For vectors: extract range.
Irange := null;
if Kind in Vcd_Var_Vectors then
declare
Idx_Rti : constant Ghdl_Rti_Access :=
Get_Base_Type (Arr_Rti.Indexes (0));
begin
Extract_Range (Bounds, Idx_Rti, Irange);
end;
-- Do not allow null-array.
if Irange.I32.Len = 0 then
Kind := Vcd_Bad;
end if;
end if;
-- Build the info.
case Kind is
when Vcd_Bad
| Vcd_Struct =>
Info := (Vcd_Bad, Vcd_Effective, Null_Address);
when Vcd_Enum8 =>
Info := (Vcd_Enum8, Val, Sig_Addr, Rti);
when Vcd_Bool =>
Info := (Vcd_Bool, Val, Sig_Addr);
when Vcd_Integer32 =>
Info := (Vcd_Integer32, Val, Sig_Addr);
when Vcd_Float64 =>
Info := (Vcd_Float64, Val, Sig_Addr);
when Vcd_Bit =>
Info := (Vcd_Bit, Val, Sig_Addr);
when Vcd_Stdlogic =>
Info := (Vcd_Stdlogic, Val, Sig_Addr);
when Vcd_Bitvector =>
Info := (Vcd_Bitvector, Val, Sig_Addr, Irange);
when Vcd_Stdlogic_Vector =>
Info := (Vcd_Stdlogic_Vector, Val, Sig_Addr, Irange);
when Vcd_Array =>
Info := (Vcd_Array, Val, Sig_Addr, Rti, Bounds);
end case;
end Get_Verilog_Wire;
function Get_Wire_Length (Info : Verilog_Wire_Info)
return Ghdl_Index_Type is
begin
if Info.Vtype in Vcd_Var_Vectors then
return Info.Vec_Range.I32.Len;
else
return 1;
end if;
end Get_Wire_Length;
function Verilog_Wire_Val (Info : Verilog_Wire_Info)
return Ghdl_Value_Ptr is
begin
case Vcd_Value_Valid (Info.Val) is
when Vcd_Effective =>
return To_Signal_Arr_Ptr (Info.Ptr)(0).Value_Ptr;
when Vcd_Driving =>
return To_Signal_Arr_Ptr (Info.Ptr)(0).Driving_Value'Access;
when Vcd_Variable =>
return To_Ghdl_Value_Ptr (Info.Ptr);
end case;
end Verilog_Wire_Val;
function Verilog_Wire_Val (Info : Verilog_Wire_Info; Idx : Ghdl_Index_Type)
return Ghdl_Value_Ptr is
begin
case Vcd_Value_Valid (Info.Val) is
when Vcd_Effective =>
return To_Signal_Arr_Ptr (Info.Ptr)(Idx).Value_Ptr;
when Vcd_Driving =>
return To_Signal_Arr_Ptr (Info.Ptr)(Idx).Driving_Value'Access;
when Vcd_Variable =>
-- TODO
Internal_Error ("verilog_wire_val");
end case;
end Verilog_Wire_Val;
procedure Add_Signal (Sig : VhpiHandleT)
is
N : Vcd_Index_Type;
Vcd_El : Verilog_Wire_Info;
begin
Get_Verilog_Wire (Sig, Vcd_El);
if Vcd_El.Vtype = Vcd_Bad
or else Vcd_El.Vtype = Vcd_Enum8
then
Vcd_Put ("$comment ");
Vcd_Put_Name (Sig);
Vcd_Put (" is not handled");
--Vcd_Put (Ghdl_Type_Kind'Image (Desc.Kind));
Vcd_Putc (' ');
Vcd_Put_End;
return;
else
Vcd_Table.Increment_Last;
N := Vcd_Table.Last;
Vcd_Table.Table (N) := Vcd_El;
Vcd_Put ("$var ");
case Vcd_El.Vtype is
when Vcd_Integer32 =>
Vcd_Put ("integer 32");
when Vcd_Float64 =>
Vcd_Put ("real 64");
when Vcd_Bool
| Vcd_Bit
| Vcd_Stdlogic =>
Vcd_Put ("reg 1");
when Vcd_Bitvector
| Vcd_Stdlogic_Vector =>
Vcd_Put ("reg ");
Vcd_Put_I32 (Ghdl_I32 (Vcd_El.Vec_Range.I32.Len));
when Vcd_Bad
| Vcd_Array
| Vcd_Struct
| Vcd_Enum8 =>
null;
end case;
Vcd_Putc (' ');
Vcd_Put_Idcode (N);
Vcd_Putc (' ');
Vcd_Put_Name (Sig);
if Vcd_El.Vtype in Vcd_Var_Vectors then
Vcd_Putc ('[');
Vcd_Put_I32 (Vcd_El.Vec_Range.I32.Left);
Vcd_Putc (':');
Vcd_Put_I32 (Vcd_El.Vec_Range.I32.Right);
Vcd_Putc (']');
end if;
Vcd_Putc (' ');
Vcd_Put_End;
if Boolean'(False) then
Vcd_Put ("$comment ");
Vcd_Put_Name (Sig);
Vcd_Put (" is ");
case Vcd_Value_Valid (Vcd_El.Val) is
when Vcd_Effective =>
Vcd_Put ("effective ");
when Vcd_Driving =>
Vcd_Put ("driving ");
when Vcd_Variable =>
Vcd_Put ("variable ");
end case;
Vcd_Put_End;
end if;
end if;
end Add_Signal;
procedure Vcd_Put_Hierarchy
(Inst : VhpiHandleT; Match_List : Design.Match_List)
is
Decl_It : VhpiHandleT;
Decl : VhpiHandleT;
Error : AvhpiErrorT;
Match_List_Child : Design.Match_List;
begin
Vhpi_Iterator (VhpiDecls, Inst, Decl_It, Error);
if Error /= AvhpiErrorOk then
Avhpi_Error (Error);
return;
end if;
Vcd_Put ("$scope module ");
Vcd_Put_Name (Inst);
Vcd_Putc (' ');
Vcd_Put_End;
-- Extract signals.
loop
Vhpi_Scan (Decl_It, Decl, Error);
exit when Error = AvhpiErrorIteratorEnd;
if Error /= AvhpiErrorOk then
Avhpi_Error (Error);
return;
end if;
case Vhpi_Get_Kind (Decl) is
when VhpiPortDeclK
| VhpiSigDeclK =>
Match_List_Child := Get_Cursor
(Match_List, Avhpi_Get_Base_Name (Decl), Is_Signal => True);
if Is_Displayed (Match_List_Child) then
Add_Signal (Decl);
end if;
when others =>
null;
end case;
end loop;
-- Extract sub-scopes.
if Vhpi_Get_Kind (Inst) /= VhpiPackInstK then
Vhpi_Iterator (VhpiInternalRegions, Inst, Decl_It, Error);
if Error /= AvhpiErrorOk then
Avhpi_Error (Error);
return;
end if;
loop
Vhpi_Scan (Decl_It, Decl, Error);
exit when Error = AvhpiErrorIteratorEnd;
if Error /= AvhpiErrorOk then
Avhpi_Error (Error);
return;
end if;
case Vhpi_Get_Kind (Decl) is
when VhpiIfGenerateK
| VhpiForGenerateK
| VhpiBlockStmtK
| VhpiCompInstStmtK =>
Match_List_Child := Get_Cursor
(Match_List, Avhpi_Get_Base_Name (Decl));
if Is_Displayed (Match_List_Child) then
Vcd_Put_Hierarchy (Decl, Match_List_Child);
end if;
when others =>
null;
end case;
end loop;
end if;
Vcd_Put ("$upscope ");
Vcd_Put_End;
end Vcd_Put_Hierarchy;
procedure Vcd_Put_Bit (V : Ghdl_B1)
is
C : Character;
begin
if V then
C := '1';
else
C := '0';
end if;
Vcd_Putc (C);
end Vcd_Put_Bit;
procedure Vcd_Put_Stdlogic (V : Ghdl_E8)
is
type Map_Type is array (Ghdl_E8 range 0 .. 8) of Character;
-- "UX01ZWLH-"
-- Map_Vlg : constant Map_Type := "xx01zz01x";
Map_Std : constant Map_Type := "UX01ZWLH-";
begin
if V not in Map_Type'Range then
Vcd_Putc ('?');
else
Vcd_Putc (Map_Std (V));
end if;
end Vcd_Put_Stdlogic;
procedure Vcd_Put_Integer32 (V : Ghdl_U32)
is
Val : Ghdl_U32;
N : Natural;
begin
Val := V;
N := 32;
while N > 1 loop
exit when (Val and 16#8000_0000#) /= 0;
Val := Val * 2;
N := N - 1;
end loop;
while N > 0 loop
if (Val and 16#8000_0000#) /= 0 then
Vcd_Putc ('1');
else
Vcd_Putc ('0');
end if;
Val := Val * 2;
N := N - 1;
end loop;
end Vcd_Put_Integer32;
procedure Vcd_Put_Float64 (V : Ghdl_F64)
is
Str : String (1 .. 32);
Len : Natural;
begin
-- IEEE1364 18.2 Format of the four state VCD file
-- A real number if dumped using a %.16g printf() format. This
-- preserves the precision of that number by outputting all 53 bits in
-- the mantissa of a 64-bit IEEE std 754-1985 double-precision number.
-- Application programs can read a real number using a %g format to
-- scanf().
-- ISO-C 7.19.6.1 The fprintf function
-- [...], the maximum number of significant digits for the g and G
-- conversions, [...]
-- Note: the code always uses the 'e' format, with a full precision.
Grt.Fcvt.Format_Image (Str, Len, Interfaces.IEEE_Float_64 (V));
Vcd_Put (Str (1 .. Len));
end Vcd_Put_Float64;
procedure Vcd_Put_Var (I : Vcd_Index_Type)
is
V : Verilog_Wire_Info renames Vcd_Table.Table (I);
Len : constant Ghdl_Index_Type := Get_Wire_Length (V);
begin
case V.Vtype is
when Vcd_Bit
| Vcd_Bool =>
Vcd_Put_Bit (Verilog_Wire_Val (V).B1);
when Vcd_Stdlogic =>
Vcd_Put_Stdlogic (Verilog_Wire_Val (V).E8);
when Vcd_Integer32 =>
Vcd_Putc ('b');
Vcd_Put_Integer32 (Verilog_Wire_Val (V).E32);
Vcd_Putc (' ');
when Vcd_Float64 =>
Vcd_Putc ('r');
Vcd_Put_Float64 (Verilog_Wire_Val (V).F64);
Vcd_Putc (' ');
when Vcd_Bitvector =>
Vcd_Putc ('b');
for J in 0 .. Len - 1 loop
Vcd_Put_Bit (Verilog_Wire_Val (V, J).B1);
end loop;
Vcd_Putc (' ');
when Vcd_Stdlogic_Vector =>
Vcd_Putc ('b');
for J in 0 .. Len - 1 loop
Vcd_Put_Stdlogic (Verilog_Wire_Val (V, J).E8);
end loop;
Vcd_Putc (' ');
when Vcd_Bad
| Vcd_Array
| Vcd_Struct
| Vcd_Enum8 =>
null;
end case;
Vcd_Put_Idcode (I);
Vcd_Newline;
end Vcd_Put_Var;
function Verilog_Wire_Changed (Info : Verilog_Wire_Info; Last : Std_Time)
return Boolean is
begin
case Vcd_Value_Signals (Info.Val) is
when Vcd_Effective =>
case Info.Vtype is
when Vcd_Bit
| Vcd_Bool
| Vcd_Enum8
| Vcd_Stdlogic
| Vcd_Integer32
| Vcd_Float64 =>
if To_Signal_Arr_Ptr (Info.Ptr)(0).Last_Event = Last then
return True;
end if;
when Vcd_Bitvector
| Vcd_Stdlogic_Vector =>
for J in 0 .. Info.Vec_Range.I32.Len - 1 loop
if To_Signal_Arr_Ptr (Info.Ptr)(J).Last_Event = Last then
return True;
end if;
end loop;
when Vcd_Bad
| Vcd_Array
| Vcd_Struct =>
null;
end case;
when Vcd_Driving =>
case Info.Vtype is
when Vcd_Bit
| Vcd_Bool
| Vcd_Enum8
| Vcd_Stdlogic
| Vcd_Integer32
| Vcd_Float64 =>
if To_Signal_Arr_Ptr (Info.Ptr)(0).Last_Active = Last then
return True;
end if;
when Vcd_Bitvector
| Vcd_Stdlogic_Vector =>
for J in 0 .. Info.Vec_Range.I32.Len - 1 loop
if To_Signal_Arr_Ptr (Info.Ptr)(J).Last_Active = Last then
return True;
end if;
end loop;
when Vcd_Bad
| Vcd_Array
| Vcd_Struct =>
null;
end case;
end case;
return False;
end Verilog_Wire_Changed;
function Verilog_Wire_Event (Info : Verilog_Wire_Info) return Boolean is
begin
case Info.Vtype is
when Vcd_Bit
| Vcd_Bool
| Vcd_Enum8
| Vcd_Stdlogic
| Vcd_Integer32
| Vcd_Float64 =>
if To_Signal_Arr_Ptr (Info.Ptr)(0).Event then
return True;
end if;
when Vcd_Bitvector
| Vcd_Stdlogic_Vector =>
for J in 0 .. Info.Vec_Range.I32.Len - 1 loop
if To_Signal_Arr_Ptr (Info.Ptr)(J).Event then
return True;
end if;
end loop;
when Vcd_Bad
| Vcd_Array
| Vcd_Struct =>
null;
end case;
return False;
end Verilog_Wire_Event;
procedure Vcd_Put_Time
is
Str : String (1 .. 21);
First : Natural;
begin
Vcd_Putc ('#');
To_Strings.To_String (Str, First, Ghdl_I64 (Current_Time));
Vcd_Put (Str (First .. Str'Last));
Vcd_Newline;
end Vcd_Put_Time;
procedure Vcd_Cycle;
-- Called after elaboration.
procedure Vcd_Start
is
Pack_It : VhpiHandleT;
Pack : VhpiHandleT;
Error : AvhpiErrorT;
Root : VhpiHandleT;
Match_List : Design.Match_List;
begin
-- Do nothing if there is no VCD file to generate.
if Vcd_Close = null then
return;
end if;
-- Be sure the RTI of std_ulogic is set.
Search_Types_RTI;
-- Put hierarchy.
-- First packages.
Get_Package_Inst (Pack_It);
loop
Vhpi_Scan (Pack_It, Pack, Error);
exit when Error = AvhpiErrorIteratorEnd;
if Error /= AvhpiErrorOk then
Avhpi_Error (Error);
return;
end if;
Match_List := Get_Top_Cursor (Pkg, Avhpi_Get_Base_Name (Pack));
if Is_Displayed (Match_List) then
Vcd_Put_Hierarchy (Pack, Match_List);
end if;
end loop;
-- Then top entity.
Get_Root_Inst (Root);
Match_List := Get_Top_Cursor (Entity, Avhpi_Get_Base_Name (Root));
if Is_Displayed (Match_List) then
Vcd_Put_Hierarchy (Root, Match_List);
end if;
Wave_Opt.Design.Last_Checks;
-- End of header.
Vcd_Put ("$enddefinitions ");
Vcd_Put_End;
Register_Cycle_Hook (Vcd_Cycle'Access);
end Vcd_Start;
-- Called before each non delta cycle.
procedure Vcd_Cycle is
begin
-- Disp values.
Vcd_Put_Time;
if Current_Time = 0 then
-- Disp all values.
for I in Vcd_Table.First .. Vcd_Table.Last loop
Vcd_Put_Var (I);
end loop;
else
-- Disp only values changed.
for I in Vcd_Table.First .. Vcd_Table.Last loop
if Verilog_Wire_Changed (Vcd_Table.Table (I), Current_Time) then
Vcd_Put_Var (I);
end if;
end loop;
end if;
end Vcd_Cycle;
-- Called at the end of the simulation.
procedure Vcd_End is
begin
if Vcd_Close /= null then
Vcd_Close.all;
end if;
end Vcd_End;
Vcd_Hooks : aliased constant Hooks_Type :=
(Desc => new String'("vcd: save waveforms in vcf file format"),
Option => Vcd_Option'Access,
Help => Vcd_Help'Access,
Init => Vcd_Init'Access,
Start => Vcd_Start'Access,
Finish => Vcd_End'Access);
procedure Register is
begin
Register_Hooks (Vcd_Hooks'Access);
end Register;
end Grt.Vcd;
|