aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/synth/mem01/sram03.vhdl
Commit message (Expand)AuthorAgeFilesLines
* testsuite/synth: add tests for memory ports order.Tristan Gingold2020-02-231-0/+29
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 09:40:45 +0000