aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* synth: ignore use clauses in finalization Fix #1942Tristan Gingold2022-01-051-0/+2
* synth: handle package instantiation in declarations. Fix #1938Tristan Gingold2022-01-034-1/+12
* vhdl-sem_decls: copy subtype indication also for files. Fix #1936Tristan Gingold2021-12-281-0/+3
* dyn_maps: add Get_Index_Soft.Tristan Gingold2021-12-282-12/+50
* synth: add assertionsTristan Gingold2021-12-191-0/+4
* ghdldrv: fix crash due to double initializationTristan Gingold2021-12-192-2/+3
* synth: handle interface type in generics. For #412Tristan Gingold2021-12-154-28/+49
* mcode: generate and register .eh_frame on linux x86/64Tristan Gingold2021-12-1414-11/+179
* ghdldrv: handle generic overrides on foreign unitsTristan Gingold2021-12-134-50/+75
* vhdl-sem_expr.adb: avoid a crash after forced analysisTristan Gingold2021-12-131-1/+2
* Fix opening files relative to the current vhdlMatt Johnston2021-12-071-0/+2
* synth: add --latches option to enable latches. Fix #938Tristan Gingold2021-12-063-1/+11
* vhdl-sem.adb: fix incorrect check for conformance rulesTristan Gingold2021-12-031-1/+3
* synth/elab-vhdl_expr: handle slices and indexed names. Fix #1926Tristan Gingold2021-11-291-19/+11
* synth memories: also accept constant signal as memory initial valueTristan Gingold2021-11-282-4/+9
* elab-vhdl_objtypes.adb: add an assertionTristan Gingold2021-11-281-0/+2
* elab-vhdl_insts.adb: do not try to elaborate foreign instances twiceTristan Gingold2021-11-281-1/+6
* synth: adjustments for foreign_moduleTristan Gingold2021-11-282-3/+12
* synth: add a hook to resolve foreign instantiation namesTristan Gingold2021-11-282-0/+8
* synth-vhdl_insts.adb: split synth_Instantiate_ModuleTristan Gingold2021-11-281-14/+26
* synth: add hooks to support elaboration of foreign instancesTristan Gingold2021-11-2810-32/+108
* vhdl-parse: improve error message for empty recordsTristan Gingold2021-11-281-29/+33
* vhdl/translate: handle target aggregate with unbounded names. Fix #1914Tristan Gingold2021-11-244-22/+75
* vhdl-sem_decls: avoid a crash on invalid alias name. Fix #1919Tristan Gingold2021-11-211-0/+10
* synth-vhdl_expr: emit an error if use of a signal during elaboration. Fix #1920Tristan Gingold2021-11-211-0/+7
* synth: put direction into port descTristan Gingold2021-11-178-31/+30
* synth: use a global table for instances attributesTristan Gingold2021-11-176-168/+117
* synth: renaming to instance_attributes.Tristan Gingold2021-11-1711-66/+72
* synth/netlists-disp_verilog: display port attributesTristan Gingold2021-11-171-18/+42
* synth: add ports attributesTristan Gingold2021-11-173-0/+120
* vhdl-utils.adb: minor refactoringTristan Gingold2021-11-171-7/+3
* grt: refactoring to fix build failure. For #1913Tristan Gingold2021-11-175-394/+443
* Add commentsTristan Gingold2021-11-172-0/+4
* vhdl-evaluation: use grt to compute value attribute for integers.Tristan Gingold2021-11-173-33/+97
* grt/Makefile.inc: add a dependency for grt-cgnatrts.Tristan Gingold2021-11-161-2/+3
* synth: defer instantations elaboration to handle recursion. Fix #1912Tristan Gingold2021-11-162-15/+110
* vhdl-evaluation: catch bad parameter for value attribute. Fix #1913Tristan Gingold2021-11-151-1/+7
* vhdl-sem_expr: improve code generation for multi-dim aggregatesTristan Gingold2021-11-151-3/+3
* synth: handle syn_black_box attribute in vhdl architecturesTristan Gingold2021-11-131-10/+75
* synth: add exec_name_subtype. Fix #1911Tristan Gingold2021-11-133-4/+52
* synth: do not display black boxesTristan Gingold2021-11-121-1/+6
* std_names: add syn_black_boxTristan Gingold2021-11-122-1/+3
* synth: also handle rol. For #1909Tristan Gingold2021-11-111-0/+5
* synth: handle ror from numeric_std. Fix #1909Tristan Gingold2021-11-111-1/+4
* vhdl: recognize ror/rol from ieee.numeric_std. For #1909Tristan Gingold2021-11-112-4/+20
* vhdl: Iir_Kind_Foreign_Module is now a library unitTristan Gingold2021-11-0923-662/+730
* lists: add a subtype for valid listsTristan Gingold2021-11-092-2/+4
* ghdlcomp: exit with error status in case of error. For #1908Tristan Gingold2021-11-051-0/+4
* vhdl-configuration: stop earlier in case of error. Fix #1908Tristan Gingold2021-11-051-17/+19
* vhdl/psl: handle PSL inherit spec. For #1899Tristan Gingold2021-11-058-64/+143
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-11 17:10:17 +0000