aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* synth-expr: add minimal support for 'instance_name. For #1408Tristan Gingold2020-07-271-0/+14
* synth: generalize static condition for if statement. Fix #1407Tristan Gingold2020-07-261-4/+4
* synth-debugger: update code.Tristan Gingold2020-07-261-17/+15
* synth: add -g option to enable debugger on some errors.Tristan Gingold2020-07-262-1/+3
* ortho/debug: check subtype for array subtype.Tristan Gingold2020-07-261-5/+2
* synth-aggr: handle strings in aggregates. Fix #1406Tristan Gingold2020-07-251-0/+25
* ortho/oread: parse subarray element type.Tristan Gingold2020-07-251-7/+17
* trans-chap8: fix handling of some aggregate assignments.Tristan Gingold2020-07-251-37/+48
* trans-chap3: copy array subtype bounds from parent if derivedTristan Gingold2020-07-252-13/+33
* vhdl/translate: add comments.Tristan Gingold2020-07-251-7/+11
* trans-chap3: handle constant subtype indication.Tristan Gingold2020-07-251-22/+27
* vhdl: adjust hanlding of guard signals for translate.Tristan Gingold2020-07-252-191/+195
* trans: propagate parent_type changes.Tristan Gingold2020-07-255-50/+28
* trans-chap3: do not rewrite layout bounds when constant.Tristan Gingold2020-07-251-0/+5
* grt: handle unbounded array subtype in rtis and wavesTristan Gingold2020-07-254-13/+72
* translate: improve support of unbounded records and arrays.Tristan Gingold2020-07-2513-802/+854
* src/ortho/oread/tests: fix 2 tests.Tristan Gingold2020-07-252-27/+27
* ortho/oread/tests: adjust one more test.Tristan Gingold2020-07-252-12/+28
* netlists-inference: do not infere a memory in case of reset.Tristan Gingold2020-07-251-0/+1
* ortho: add unbounded records, rework array subtypes.Tristan Gingold2020-07-2535-441/+1455
* vhdl-sem_lib: avoid a crash in explain_obsolete.Tristan Gingold2020-07-251-1/+4
* synth: fix handling of multi-dim ROM. Fix #1390Tristan Gingold2020-07-243-24/+26
* netlists-memories: minor style fix.Tristan Gingold2020-07-221-2/+2
* errorout-console: print colors in one system call.Tristan Gingold2020-07-221-9/+8
* vhdl: replace base_type with parent_type in nodesTristan Gingold2020-07-2220-492/+431
* synth: disp_vhdl: const_x may not have a location.Tristan Gingold2020-07-211-0/+1
* vhdl trans-chap7: fix result of read with length. Fix #1392Tristan Gingold2020-07-191-11/+70
* synth-oper: handle sub uns/log.Tristan Gingold2020-07-191-0/+1
* Return success in vpi_get_vlog_infoKaleb Barrett2020-07-191-1/+1
* Return correct verison number in vpi_get_vlog_infoKaleb Barrett2020-07-191-2/+4
* vhdl/translate: clarify meaning of Mstate_E for Mnode.Tristan Gingold2020-07-184-47/+62
* vhdl-sem_decls: handle multiple declarations with subtype attribute.Tristan Gingold2020-07-182-5/+9
* vhdl: add missing xrefs for record subtype indicationsTristan Gingold2020-07-181-0/+1
* vhdl: fix ownership for recors subtypes.Tristan Gingold2020-07-184-273/+288
* ghdlprint: enable missing xrefs warningTristan Gingold2020-07-181-0/+1
* vhdl: improve support of subtype attribute.Tristan Gingold2020-07-189-66/+181
* trans-chap8: add a stabilize.Tristan Gingold2020-07-181-0/+1
* synth-static_oper: factorize code.Tristan Gingold2020-07-181-18/+9
* vhdl-sem_assocs: handle nested unbounded record individual association.Tristan Gingold2020-07-181-9/+22
* ortho/debug: Disable_Checks flag also disable type checks.Tristan Gingold2020-07-181-1/+3
* vhdl-configuration: avoid a crash after not-found component.Tristan Gingold2020-07-181-0/+3
* synth-decls: avoid elaboration crash after global signals. For #1387Tristan Gingold2020-07-181-1/+3
* netlists-disp_vhdl: display inout ports as inout.Tristan Gingold2020-07-021-2/+8
* synth-insts: set location on ports. For #1387Tristan Gingold2020-07-021-0/+2
* synth-environment: allow multiple assignments from instance portsTristan Gingold2020-07-021-17/+16
* synth: do not support signals declared in a package.Tristan Gingold2020-07-021-0/+5
* vhdl-evaluation: fix for array index. For #1387Tristan Gingold2020-07-021-1/+7
* vhdl-sem: handle array attributes in are_trees_equal.Tristan Gingold2020-07-021-0/+10
* vhdl: add wildcard_psl_boolean. For #1387Tristan Gingold2020-07-026-126/+171
* vhdl-sem_expr: fix overload handling for conditional operationTristan Gingold2020-07-021-12/+44