iCE40/ghdl - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
*	vhdl-canon: handle simple signal assignment in vunits.	Tristan Gingold	2019-10-25	1	-273/+272
*	vhdl-canon: extract canon_concurrent_label.	Tristan Gingold	2019-10-25	1	-20/+25
*	vhdl-annotations: extract annotate_concurrent_statement.	Tristan Gingold	2019-10-25	1	-47/+53
*	vhdl-annotations: minor renaming.	Tristan Gingold	2019-10-25	1	-8/+8
*	vhdl: extract sem_concurrent_statement, to handle hdl stmt in vunits.	Tristan Gingold	2019-10-25	4	-119/+122
*	vhdl-parse_psl: add comments.	Tristan Gingold	2019-10-25	1	-8/+71
*	vhdl-parse: do not scan PSL keywords in vunit declarations.	Tristan Gingold	2019-10-24	1	-0/+4
*	vhdl/translate: elaborate dependencies of configurations. Fix #984	Tristan Gingold	2019-10-24	1	-0/+4
*	synth: add support for declarations in vunits.	Tristan Gingold	2019-10-23	2	-4/+27
*	vhdl-prints: do not crash on vunit declarations.	Tristan Gingold	2019-10-23	1	-0/+4
*	vhdl-annotations: handle some declarations in vunits.	Tristan Gingold	2019-10-23	1	-0/+6
*	vhdl-canon: handle some declarations in vunits.	Tristan Gingold	2019-10-23	1	-2/+18
*	vhdl-sem_psl: analyze some declarations.	Tristan Gingold	2019-10-23	1	-0/+18
*	vhdl-sem_decls: make sem_declaration public.	Tristan Gingold	2019-10-23	5	-14/+31
*	vhdl-sem_decls: extract sem_declaration.	Tristan Gingold	2019-10-23	1	-121/+118
*	netlists-dump: dump input net width.	Tristan Gingold	2019-10-23	1	-0/+2
*	vhdl-sem_decls: add comment.	Tristan Gingold	2019-10-21	1	-0/+3
*	vhdl-parse: parse declarations in vunit.	Tristan Gingold	2019-10-21	1	-327/+352
*	Regenerate ghdlsynth_gates.h	Tristan Gingold	2019-10-21	1	-0/+1
*	vhdl: handle labels in verification units.	Tristan Gingold	2019-10-21	1	-8/+62
*	synth: generate cover for assertion precedent.	Tristan Gingold	2019-10-21	5	-84/+103
*	psl: add active state.	Tristan Gingold	2019-10-21	5	-20/+78
*	vhdl-prints: handle restrict in vunit.	Tristan Gingold	2019-10-21	1	-0/+2
*	psl-nfas-utils: reuse True_Node.	Tristan Gingold	2019-10-21	1	-4/+2
*	nelists-memories: reject memories with reset.	Tristan Gingold	2019-10-21	1	-1/+4
*	synth-stmts: set location of muxes on case statements.	Tristan Gingold	2019-10-21	1	-6/+13
*	synth: fixes for value_const.	Tristan Gingold	2019-10-20	2	-0/+11
*	vhdl: try to convert identifier to token only for identifiers	Tristan Gingold	2019-10-20	1	-1/+3
*	netlists-memories: fixes in ROM.	Tristan Gingold	2019-10-20	1	-48/+51
*	netlists-disp_vhdl: display memory initialization value.	Tristan Gingold	2019-10-20	1	-2/+46
*	synth: add value_const.	Tristan Gingold	2019-10-20	7	-9/+69
*	netlists-memories: preliminary work to handle ROM.	Tristan Gingold	2019-10-20	1	-111/+194
*	synth: add more locations.	Tristan Gingold	2019-10-20	2	-0/+2
*	netlists-dump: also dump instances location.	Tristan Gingold	2019-10-20	1	-6/+34
*	synth: use note messages for memories (instead of warnings).	Tristan Gingold	2019-10-19	4	-28/+34
*	ghdlsynth.h: add functions.	Tristan Gingold	2019-10-19	1	-0/+4
*	Regenerate ghdlsynth_gates.h	Tristan Gingold	2019-10-18	1	-0/+5
*	netlists-memories: check ports.	Tristan Gingold	2019-10-18	1	-7/+161
*	vhdl-prints: add parenthesis around boolean and/or.	Tristan Gingold	2019-10-18	1	-0/+4
*	synth-stmts: ignore EOS in PSL expressions.	Tristan Gingold	2019-10-18	1	-1/+8
*	syn_interning: add get_index.	Tristan Gingold	2019-10-17	2	-14/+31
*	netlists-disp_vhdl: display memories.	Tristan Gingold	2019-10-17	1	-1/+97
*	synth: add netlists-memories to extract memories. Still WIP.	Tristan Gingold	2019-10-17	8	-18/+553
*	netlists: add remove_instance.	Tristan Gingold	2019-10-16	2	-0/+35
*	vhdl: check cover/restrict is followed by a sequence.	Tristan Gingold	2019-10-16	4	-11/+65
*	synth: fix psl cover - test when the final state is reached.	Tristan Gingold	2019-10-15	1	-3/+14
*	vhdl: Add the implicit [*] at start of PSL cover sequence.	Tristan Gingold	2019-10-15	3	-0/+37
*	vhdl: handle cover and restrict within vunit.	Tristan Gingold	2019-10-15	5	-1/+17
*	synth: handle overflow literal.	Tristan Gingold	2019-10-15	2	-1/+9
*	netlists: declare memory gates.	Tristan Gingold	2019-10-15	3	-3/+215