aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* vhdl-parse: always keep parentheses in case expression. For #1364Tristan Gingold2020-06-132-3/+22
* vhdl-sem_expr: use -frelaxed for parentheses aggregates. For #1364Tristan Gingold2020-06-121-14/+39
* synth: handle slices for PSL prev and stable. Fix #1367Tristan Gingold2020-06-121-2/+2
* vhdl: analyze and synth concurrent statements in vunit. Fix #1366Tristan Gingold2020-06-125-16/+41
* vhdl: parse statements in verification units.Tristan Gingold2020-06-112-103/+98
* llvm6 - add support for llvm 3.5Tristan Gingold2020-06-111-2/+35
* llvm6: adjust assertions and unreachable.Tristan Gingold2020-06-112-11/+11
* grt-fst: padd time resolution. Fix #1365Tristan Gingold2020-06-111-2/+3
* vhdl: allows --work between files for -c. Fix #1362Tristan Gingold2020-06-097-36/+65
* vhdl: handle aggregates in choices. Fix #1360Tristan Gingold2020-06-092-0/+10
* ortho/llvm4-nodebug: fix a comment.Tristan Gingold2020-06-091-1/+1
* src/ortho/oread/tests: adjust some tests (keyword in upper case).Tristan Gingold2020-06-094-43/+43
* LLVM backend with debug info (in C/C++)Tristan Gingold2020-06-099-0/+4047
* Add PSL built-in prev() function to allowed expressionstmeissner2020-06-071-0/+1
* Synthesis of PSL built-in fell() function.tmeissner2020-06-075-5/+94
* std_names: remove extra blank.Tristan Gingold2020-06-061-1/+1
* Synthesis of PSL built-in rose() function.tmeissner2020-06-065-2/+92
* Synthesis of PSL stable() function.tmeissner2020-06-065-12/+107
* trans-chap8: handle accesses like scalar in return statement.Tristan Gingold2020-06-041-10/+4
* trans-chap8: handle stack2 in condition of control statement.Tristan Gingold2020-06-041-14/+43
* grt: add check for empty stack2.Tristan Gingold2020-06-043-4/+27
* grt-lib: minor reformatting.Tristan Gingold2020-06-041-5/+3
* grt: do not export disp_process_name.Tristan Gingold2020-06-043-6/+4
* netlists-memories: simplify addresses when using a 'to' range. Fix #1348Tristan Gingold2020-06-021-0/+264
* netlists-gates.ads: add comments.Tristan Gingold2020-06-021-6/+8
* netlists-memories: clean up: remove handling of dff/idff in chains.Tristan Gingold2020-06-021-57/+28
* netlists-memories: handle another merge of dff in read ports. For #1348Tristan Gingold2020-06-021-3/+154
* grt: add and document option --assertsTristan Gingold2020-06-023-22/+40
* Synthesis of PSL prev function.Tristan Gingold2020-06-0212-231/+436
* vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662Tristan Gingold2020-06-0214-261/+606
* netlists-dump: shorten UB32 constants.Tristan Gingold2020-05-311-1/+5
* grt: call finalizer after std.env.finish/stop. For #1347Tristan Gingold2020-05-312-1/+3
* synth: improve support of true dual port rams. For #1069Tristan Gingold2020-05-313-7/+9
* netlists-inference: minor refactoring.Tristan Gingold2020-05-311-79/+64
* netlists-inference: add comments, reorder subprograms.Tristan Gingold2020-05-311-70/+63
* synth: refine -dm debug option. Add -dm2Tristan Gingold2020-05-314-4/+11
* netlists-memories: cleanup.Tristan Gingold2020-05-292-47/+4
* netlists: rework clock handling in memories.Tristan Gingold2020-05-294-83/+108
* netlists: handle UL32 in memory initial value.Tristan Gingold2020-05-292-4/+27
* netlists-inference: factorize code.Tristan Gingold2020-05-291-54/+45
* psl-nodes: set a location on false/true/one/EOS nodes. Fix #1345Tristan Gingold2020-05-294-18/+28
* ortho/gcc: convert boolean and enums to int on interfaces.Tristan Gingold2020-05-285-0/+10
* vhdl-utils: minor style changes.Tristan Gingold2020-05-281-4/+2
* ortho: add a length parameter to start_array_aggr.Tristan Gingold2020-05-2829-236/+327
* synth: handle reduction operators. Fix #1342Tristan Gingold2020-05-278-27/+72
* synth-oper: add support for conv_vector.Tristan Gingold2020-05-271-2/+3
* vhdl-scanner: makes -C part of -frelaxedTristan Gingold2020-05-251-1/+3
* grt: implement --backtrace-severity. For #1338Tristan Gingold2020-05-254-13/+50
* ghdlsynth.h: add API for attributes. For #1318Tristan Gingold2020-05-231-0/+7
* netlists: disp attributes in vhdl output (as comments). For #1318Tristan Gingold2020-05-233-20/+97
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-12 03:11:07 +0000