aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* grt: fix warnings from gnatgpl2020.Tristan Gingold2020-05-235-17/+24
* Rewrite dyn_interning using Dyn_Maps.Tristan Gingold2020-05-222-140/+34
* netlists: use dyn_maps package for attributes.Tristan Gingold2020-05-224-40/+19
* Add dyn_maps packageTristan Gingold2020-05-222-0/+249
* netlists: add param_pval_boolean.Tristan Gingold2020-05-223-8/+12
* netlists-memories: set location on utrunc. Fix #1332Tristan Gingold2020-05-213-11/+13
* synth: add support for ascending attribute. Fix #1333Tristan Gingold2020-05-211-0/+15
* netlists: initial support of attributes.Tristan Gingold2020-05-213-27/+123
* dyn_interning: add a Modify method.Tristan Gingold2020-05-212-1/+14
* synth-oper: fix handle of add/sub with std_logic.Tristan Gingold2020-05-211-21/+21
* netlists-disp_vhdl: fix id_sextend for 1 bit.Tristan Gingold2020-05-211-1/+1
* synth: handle more operators from std_logic_arith. Fix synth121Tristan Gingold2020-05-211-13/+19
* netlists-inference: Fix sequential assertions at init. Fix #1330Tristan Gingold2020-05-211-12/+17
* vhdl-nodes: use a flag field for direction.Tristan Gingold2020-05-204-5/+15
* ghwlib: fix non-initialized field for ghw_disp_hie.Tristan Gingold2020-05-201-0/+1
* ghwlib: never display the NO_SIG terminator.Tristan Gingold2020-05-201-5/+2
* synth: create abstractions for Pval (from synth-insts to synth-decls)Tristan Gingold2020-05-203-43/+59
* ghwdump should handle zero-length signals (#1327)Ben Reynwar2020-05-201-1/+1
* synth-decls: handle unbounded record subtypes. Fix #1324Tristan Gingold2020-05-192-45/+28
* vhdl-nodes: Rename and move shift/rotate predefined functions. Fix #1325Tristan Gingold2020-05-194-30/+27
* netlists: initial infrastructure for attributes. For #1318Tristan Gingold2020-05-192-7/+62
* WIP: netlists: reuse free instances.Tristan Gingold2020-05-181-37/+220
* netlists: make free_instance private and remove_instance public.Tristan Gingold2020-05-181-6/+4
* netlists: improve stats.Tristan Gingold2020-05-181-3/+73
* netlits: Use Remove_Instance instead of Free_Instance.Tristan Gingold2020-05-185-44/+11
* netlists: add disp_stats.Tristan Gingold2020-05-183-1/+42
* netlists: add more flags in Module_Record.Tristan Gingold2020-05-182-15/+27
* synth-expr: synth_subtype_conversion: add more assertions.Tristan Gingold2020-05-181-6/+7
* synth-aggr: use constrainted type to build record aggregate.Tristan Gingold2020-05-181-1/+1
* netlists-expands: remove memidx gates after expansion.Tristan Gingold2020-05-182-13/+29
* vhdl-sem_psl: handle equal/goto repeat seq. Fix #1321Tristan Gingold2020-05-181-1/+3
* synth-environment: fix handling of static values in case statements. Fix #1319Tristan Gingold2020-05-181-2/+2
* netlists-inference: avoid a crash for assertions in case statement. Fix #1317Tristan Gingold2020-05-171-4/+9
* synth-static_oper: detect integer overflow on arith operators. Fix #1316Tristan Gingold2020-05-171-13/+66
* synth-ieee-std-logic_1164: remove unused std_logic_vector declaration.Tristan Gingold2020-05-171-4/+0
* synth: move static comparison functions to synth.ieee.numericTristan Gingold2020-05-173-310/+304
* synth: handle static shift in synth.ieee.numeric_std.Tristan Gingold2020-05-173-63/+78
* synth-expr: handle array attribute on functions.Tristan Gingold2020-05-171-4/+7
* synth-decls: can initialize a static variable with a constant.Tristan Gingold2020-05-161-0/+1
* synth-ieee-numeric_std: also use memtyp for negation.Tristan Gingold2020-05-163-30/+20
* synth: use memtyp for synth-ieee-numeric_std, add more signed mul.Tristan Gingold2020-05-165-486/+350
* synth: use expanded name for assert labels. Fix #1314Tristan Gingold2020-05-161-8/+11
* synth: handle static calls to signed numeric_std + -. Fix #1313Tristan Gingold2020-05-163-3/+119
* synth: handle functional call to numeric_std binary operators. For #1313Tristan Gingold2020-05-162-25/+35
* synth: handle inout ports with default values. For #1312Tristan Gingold2020-05-162-2/+7
* synth-static_oper: handle eq_sgn_int comparision. For #1310Tristan Gingold2020-05-151-0/+56
* trans-chap3: factorize code.Tristan Gingold2020-05-151-11/+1
* synth: handle non-text file (add signatures).Tristan Gingold2020-05-156-10/+90
* vhdl-utils: factorize Get_File_Signature.Tristan Gingold2020-05-154-134/+113
* synth: handle initialized inout port. For #1312Tristan Gingold2020-05-155-39/+72
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-22 19:15:52 +0000