index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
Commit message (
Expand
)
Author
Age
Files
Lines
*
vhdl: adjust formatters and add python bindings.
Tristan Gingold
2019-06-04
5
-6
/
+30
*
vhdl-sem_specs: avoid a crash on missing entity name.
Tristan Gingold
2019-06-04
1
-0
/
+4
*
ghdldrv: reject empty argument. Fix #830
Tristan Gingold
2019-06-04
1
-0
/
+5
*
files_map-editor: fix compilation.
Tristan Gingold
2019-06-03
1
-11
/
+11
*
files_map-editor: add Fill_Text_Ptr.
Tristan Gingold
2019-06-03
3
-5
/
+34
*
files_map: add get_buffer_length
Tristan Gingold
2019-06-03
2
-2
/
+12
*
vhdl-scanner: optimization
Tristan Gingold
2019-06-03
1
-6
/
+17
*
grt: remove more useless use clauses.
Tristan Gingold
2019-06-03
1
-2
/
+0
*
vhdl-formatters: remove useless use clause.
Tristan Gingold
2019-06-03
1
-1
/
+0
*
vhdl-formatters: add range for indent.
Tristan Gingold
2019-06-03
5
-15
/
+100
*
vhdl-prints: fix extra 'else' in disp_conditional_waveform.
Tristan Gingold
2019-06-03
1
-2
/
+3
*
vhdl-formatters: Use vstrings to format into a string.
Tristan Gingold
2019-06-03
2
-25
/
+134
*
grt-vstrings: do not depend on grt.errors
Tristan Gingold
2019-06-02
1
-3
/
+4
*
grt-vstrings: refactor.
Tristan Gingold
2019-06-02
2
-26
/
+13
*
vhdl-prints: improve indent.
Tristan Gingold
2019-06-02
1
-0
/
+4
*
grt: extract grt-vstrings_io from grt-vstrings.
Tristan Gingold
2019-06-02
6
-24
/
+92
*
vhdl-prints: improve output for if/then, architecture.
Tristan Gingold
2019-06-01
1
-0
/
+4
*
grt: extract grt.to_strings from grt.images
Tristan Gingold
2019-06-01
11
-189
/
+247
*
vhdl-formatters: add indent.
Tristan Gingold
2019-06-01
4
-29
/
+233
*
vhdl: add code formatter (WIP)
Tristan Gingold
2019-05-30
3
-1
/
+291
*
vhdl: differenciate block and line comments.
Tristan Gingold
2019-05-30
7
-186
/
+197
*
vhdl-prints: handle PSL, add psl tokens for strong and inclusive variants.
Tristan Gingold
2019-05-30
5
-85
/
+420
*
vhdl: renames disp_vhdl to prints
Tristan Gingold
2019-05-30
17
-94
/
+109
*
vhdl-disp_vhdl: minor improvements on the output.
Tristan Gingold
2019-05-30
2
-68
/
+114
*
vhdl-disp_vhdl: print literals and identifiers from the source.
Tristan Gingold
2019-05-29
10
-586
/
+738
*
synth: add support for constants.
Pepijn de Vos
2019-05-28
2
-1
/
+9
*
trans-chap8: reverse_range returns false for is_for_loop_iterator_stable.
Tristan Gingold
2019-05-28
1
-20
/
+23
*
vhdl: time resolution is fs for auto in vhdl 87
Tristan Gingold
2019-05-28
1
-0
/
+6
*
vhdl-sem_names: check time resoultion for standalone units.
Tristan Gingold
2019-05-28
1
-0
/
+10
*
vhdl: get rid of Get/Set_Physical_Unit.
Tristan Gingold
2019-05-28
10
-471
/
+402
*
vhdl-sem_stmts.adb: minor refactoring.
Tristan Gingold
2019-05-28
1
-1
/
+1
*
vhdl-disp_vhdl: refactoring.
Tristan Gingold
2019-05-25
1
-7
/
+5
*
vhdl: move Current_Text from vhdl-utils to vhdl-parse.
Tristan Gingold
2019-05-25
4
-31
/
+33
*
vhdl-disp_vhdl: minor refactoring.
Tristan Gingold
2019-05-25
1
-8
/
+5
*
vhdl-disp_vhdl: fixes for psl.
Tristan Gingold
2019-05-25
2
-4
/
+18
*
vhdl-disp_vhdl: reworked, use a token based printer.
Tristan Gingold
2019-05-24
2
-1741
/
+2184
*
vhdl: update AMS parsing.
Tristan Gingold
2019-05-24
3
-173
/
+195
*
psl: can keep parenthesis during parse.
Tristan Gingold
2019-05-24
7
-63
/
+179
*
vhdl-parse: Add Has_Is for block_statement.
Tristan Gingold
2019-05-24
3
-1
/
+7
*
vhdl-parse: minor changes for disp_vhdl.
Tristan Gingold
2019-05-24
1
-0
/
+5
*
vhdl/simulate: ignore some constructs for synthesis.
Tristan Gingold
2019-05-23
2
-3
/
+5
*
trans-chap3: improve style.
Tristan Gingold
2019-05-23
1
-3
/
+2
*
vhdl-nodes: make subtype_Definition like the others.
Tristan Gingold
2019-05-23
2
-201
/
+209
*
ghdlprint: exit in case of error.
Tristan Gingold
2019-05-23
1
-2
/
+4
*
ghdlprint: add --no-sem to --reprint
Tristan Gingold
2019-05-22
1
-9
/
+33
*
vhdl: add hook on free_node, automatically free
Tristan Gingold
2019-05-22
7
-29
/
+112
*
python: regenerate elocations.py
Tristan Gingold
2019-05-22
2
-31
/
+31
*
synth: use only one edge gate, make it fully abstract. Handle falling_edge.
Tristan Gingold
2019-05-22
5
-35
/
+34
*
synth: add disp_vhdl.
Tristan Gingold
2019-05-21
3
-2
/
+269
*
vhdl-utils: avoid a crash on architecture without name.
Tristan Gingold
2019-05-21
1
-0
/
+2
[next]