index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
Commit message (
Expand
)
Author
Age
Files
Lines
*
synth: renaming and minor refactoring.
Tristan Gingold
2019-09-30
4
-74
/
+43
*
synth: minor refactoring.
Tristan Gingold
2019-09-30
1
-4
/
+4
*
synth-expr: minor factorisation.
Tristan Gingold
2019-09-30
1
-25
/
+19
*
vhdl-std_package: reduce cascaded error messages.
Tristan Gingold
2019-09-30
1
-0
/
+1
*
synth-decls: improve handling of subtype aliases for
Tristan Gingold
2019-09-30
1
-26
/
+42
*
synth: check matching bounds for array equality. Fix #947
Tristan Gingold
2019-09-30
3
-4
/
+56
*
synth: convert subtype in alias declaration. Fix #946
Tristan Gingold
2019-09-30
1
-2
/
+6
*
synth: handle alias for is_const. Fix #948
Tristan Gingold
2019-09-30
1
-2
/
+3
*
synth: handle conversion from slice to unbounded vector.
Tristan Gingold
2019-09-30
1
-0
/
+2
*
synth: handle while-loop statement.
Tristan Gingold
2019-09-30
1
-0
/
+39
*
synth: special handling of 'const' functions.
Tristan Gingold
2019-09-30
7
-16
/
+134
*
synth: slice: avoid crash in case of incorrect slice.
Tristan Gingold
2019-09-30
1
-4
/
+4
*
synth: refactoring of alias (allow alias of anything).
Tristan Gingold
2019-09-30
7
-34
/
+40
*
synth: handle slice with index from a record.
Tristan Gingold
2019-09-30
1
-5
/
+15
*
synth: introduce type_logic
Tristan Gingold
2019-09-29
6
-16
/
+42
*
synth: add support of alias of alias. Fix #945
Tristan Gingold
2019-09-28
1
-0
/
+8
*
synth: add support for mod operator.
Tristan Gingold
2019-09-28
3
-24
/
+30
*
netlists-disp_vhdl: improve disp_x_lit.
Tristan Gingold
2019-09-28
1
-3
/
+9
*
synth-environment: optimize cascaded if.
Tristan Gingold
2019-09-28
1
-1
/
+27
*
netlists-disp_vhdl: handle id_edge.
Tristan Gingold
2019-09-28
1
-0
/
+3
*
synth-stmts: simple optimization for loop control logic.
Tristan Gingold
2019-09-28
1
-10
/
+19
*
synth: disp net number in netlists-dump
Tristan Gingold
2019-09-28
1
-1
/
+13
*
synth: finalize declarations and free wires.
Tristan Gingold
2019-09-27
6
-21
/
+214
*
synth: handle range attribute; handle vhdl08 array subtype.
Tristan Gingold
2019-09-27
1
-19
/
+25
*
synth-environment-debug: improve.
Tristan Gingold
2019-09-26
1
-1
/
+2
*
synth: handle alias for reshape.
Tristan Gingold
2019-09-26
1
-0
/
+2
*
synth: do subtype conversion for variable default
Tristan Gingold
2019-09-26
1
-0
/
+2
*
synth: do subtype conversion for expression at calls.
Tristan Gingold
2019-09-26
2
-15
/
+10
*
synth: subtype conversion for selected elements.
Tristan Gingold
2019-09-26
1
-1
/
+2
*
synth: fix handling of single-bit memories.
Tristan Gingold
2019-09-26
2
-5
/
+13
*
synth: allow entities with no ports.
Tristan Gingold
2019-09-25
1
-1
/
+0
*
synth: fix crash on slice of slice.
Tristan Gingold
2019-09-25
1
-1
/
+2
*
synth-stmts: allow slice as case expression.
Tristan Gingold
2019-09-25
1
-1
/
+1
*
synth: handle array equality (for constances).
Tristan Gingold
2019-09-25
3
-1
/
+22
*
synth-disp_vhdl: handle in conversions from bitvector. Fix #940
Tristan Gingold
2019-09-25
1
-0
/
+5
*
synth-oper: handle not for boolean and bit. Fix #937
Tristan Gingold
2019-09-25
1
-1
/
+3
*
synth-disp_vhdl: handle disp conversion with bits (and boolean).
Tristan Gingold
2019-09-25
1
-5
/
+17
*
synth: fixes after previous patch.
Tristan Gingold
2019-09-25
4
-8
/
+16
*
synth: rework type for expression.
Tristan Gingold
2019-09-25
8
-226
/
+250
*
synth-inference: optimize for controls.
Tristan Gingold
2019-09-23
1
-1
/
+7
*
synth: Regenerate ghdlsynth_gates.h
Tristan Gingold
2019-09-23
1
-25
/
+26
*
testsuite/synth: add testcase for previous commit.
Tristan Gingold
2019-09-22
1
-0
/
+1
*
synth: handle subtype conversions on interfaces.
Tristan Gingold
2019-09-22
2
-10
/
+31
*
synth: introduce type_unbounded_vector.
Tristan Gingold
2019-09-22
4
-25
/
+89
*
synth: add more operations.
Tristan Gingold
2019-09-22
1
-2
/
+13
*
synth: preliminary work for subtype conversions on interfaces.
Tristan Gingold
2019-09-22
4
-13
/
+26
*
synth: completly disable inference with -di.
Tristan Gingold
2019-09-22
1
-4
/
+6
*
synth: handle rotate.
Tristan Gingold
2019-09-22
4
-45
/
+71
*
vhdl: recognize rotate functions.
Tristan Gingold
2019-09-22
4
-3
/
+24
*
synth: handle exit/next statements.
Tristan Gingold
2019-09-22
2
-5
/
+207
[next]