aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl
Commit message (Collapse)AuthorAgeFilesLines
* trans-chap7.adb: handle any expression for bounds.Tristan Gingold2022-12-111-2/+3
| | | | Fix #2223
* trans-chap7: handle unconstrained vector in bounded aggregate.Tristan Gingold2022-12-111-6/+10
|
* vhdl: handle dynamically bounded aggregates with unbounded element.Tristan Gingold2022-12-102-50/+142
| | | | Fix #2216
* vhdl-sem_types.adb(Set_Type_Has_Signal): generalize.Tristan Gingold2022-12-101-7/+2
| | | | | | In case of subtype, mark the parent type. Fix #2267
* vhdl: fix use clause of a package with interface subprograms.Tristan Gingold2022-11-305-20/+63
| | | | Fix #2250
* vhdl-nodes: add Get/Set_Associated_Subprogram.Tristan Gingold2022-11-304-183/+229
|
* vhdl-evaluation: improve handling of ieee 08 static functions.Tristan Gingold2022-11-282-36/+51
| | | | Fix #2252
* synth-vhdl_eval(eval_static_predefined_function_call): handle all operationsTristan Gingold2022-11-281-4/+3
|
* vhdl: rework comment gathering to handle empty lines.Tristan Gingold2022-11-277-45/+108
|
* vhdl-parse: add a commentTristan Gingold2022-11-231-2/+4
|
* file_comments: add comments_range to support deferred gatheringTristan Gingold2022-11-233-0/+31
| | | | For processes.
* vhdl-parse: gather comments for subprogramsTristan Gingold2022-11-221-0/+5
|
* vhdl-parse: gather comments for enumerations and their literalsTristan Gingold2022-11-221-1/+15
|
* vhdl-parse: gather more comments (type, objects)Tristan Gingold2022-11-221-1/+22
|
* vhdl-parse: handle inside commentsTristan Gingold2022-11-211-0/+31
|
* vhdl-prints: add an option to display commentsTristan Gingold2022-11-202-2/+58
|
* pyGHDL: add file_comments.pyTristan Gingold2022-11-202-2/+18
|
* Add an API to gather comments.Tristan Gingold2022-11-204-4/+90
|
* vhdl-evaluation(build_array_choices_vector): handle vhdl-08 aggregates.Tristan Gingold2022-11-163-47/+61
| | | | For #2244
* vhdl-sem_expr: fix aggregate index for vhdl-08Tristan Gingold2022-11-161-13/+42
| | | | | When the index direction is determined by the direction of range choices. Fix #2244
* vhdl-sem_expr: fix a crash after error. Fix #2239Tristan Gingold2022-11-081-0/+2
|
* vhdl/translate: handle predefined operators as conversion functionsTristan Gingold2022-11-073-44/+73
|
* vhdl-sem_expr(sem_qualified_expression): relax staticness rules.Tristan Gingold2022-11-021-1/+11
| | | | Fix #2238
* vhdl-sem_names(sem_name_free): handle iir_kind_slice_name. For #2233Tristan Gingold2022-10-291-0/+1
|
* vhdl-evaluation: handle to_string_digits. For #2233Tristan Gingold2022-10-291-5/+50
|
* vhdl-sem_assocs: handle association with external signal names.Tristan Gingold2022-10-184-63/+77
| | | | Fix #2221
* vhdl-sem_expr.adb: avoid crash after error on aggregate. Fix #2218Tristan Gingold2022-10-161-0/+6
|
* vhdl-sem_expr.adb(is_string_type): check character type.Tristan Gingold2022-10-161-1/+3
| | | | Fix #2217
* vhdl-parse.adb: handle external names as assignment target.Tristan Gingold2022-10-141-2/+4
| | | | Fix #2219
* vhdl-canon: avoid a crash on optionnal condition. Fix #2212Tristan Gingold2022-10-101-1/+1
|
* vhdl-sem.adb(are_trees_equal): handle parenthesis expressions.Tristan Gingold2022-10-081-0/+4
| | | | Fix #2209
* translate, grt: add lib function for div and rem.Tristan Gingold2022-10-023-8/+84
| | | | | Do not rely on hardware exceptions to catch division by 0, they are caught in windows by the c handler and not propagated
* synth: handle read for floatsTristan Gingold2022-09-301-8/+12
|
* vhdl-canon: extract guard for signal assignment sensitivityTristan Gingold2022-09-291-1/+15
|
* vhdl-sem: avoid a crash after error. Fix #2201Tristan Gingold2022-09-281-0/+1
|
* synth: rework error procedure, always pass the instanceTristan Gingold2022-09-251-2/+2
|
* vhdl-sem_decls: handle protected type subtypesTristan Gingold2022-09-251-1/+4
| | | | Fix #2196
* vhdl-sem_names: handle architecture bodies in sem_denoting_nameTristan Gingold2022-09-251-1/+2
| | | | Fix #2198
* synth: rename vhdl.annotations to elab.vhdl_annotationsTristan Gingold2022-09-192-1698/+0
|
* synth: rework subprogram associations (WIP)Tristan Gingold2022-09-191-1/+3
|
* synth: factorize code (reuse synth_constant_declaration)Tristan Gingold2022-09-171-2/+0
|
* synth: handle vhdl-87 filesTristan Gingold2022-09-151-2/+8
|
* synth: handle access subtypesTristan Gingold2022-09-151-1/+1
|
* trans-chap7: fix choice of exp. Fix #2189Tristan Gingold2022-09-151-3/+3
|
* simul: add support for protected objectsTristan Gingold2022-09-081-1/+1
|
* synth: use areapoolsTristan Gingold2022-09-022-4/+3
|
* vhdl-sem_assocs: improve error messageTristan Gingold2022-08-251-1/+1
|
* vhdl-prints: improve handling of PSL. For #2178Tristan Gingold2022-08-151-5/+75
|
* vhdl: add iir_kind_psl_boolean_parameter node. For #2178Tristan Gingold2022-08-1513-226/+292
|
* vhdl: recognize log10 and sqrt from math_real. Fix #2176Tristan Gingold2022-08-141-0/+4
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 11:39:43 +0000