aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/vhdl-nodes_meta.adb
Commit message (Expand)AuthorAgeFilesLines
* vhdl-nodes: add Inertial_Flag for association_element_by_expressionTristan Gingold2022-06-121-302/+317
* vhdl-canon: add Canon_Add_Suspend_StateTristan Gingold2022-05-261-187/+224
* vhdl-nodes: remove unused fields for procedure declarationsTristan Gingold2022-05-171-219/+210
* vhdl: add suspend state pseudo decl and stmt. WIP.Tristan Gingold2022-05-171-178/+194
* synth: add support for subtype declaration in vunits. Fix #2033Tristan Gingold2022-04-131-231/+237
* vhdl: parse return identifier (v19)Tristan Gingold2022-03-041-208/+230
* vhdl: Iir_Kind_Foreign_Module is now a library unitTristan Gingold2021-11-091-353/+338
* vhdl: parse PSL inherit spec. For #1899Tristan Gingold2021-11-041-335/+336
* vhdl: also warns on unused enumeration literalTristan Gingold2021-11-011-209/+211
* Add parsing of case? statement and simple test.Brian Padalino2021-09-241-73/+88
* trans-chap9.adb: handle async_abort, sync_abort. Fix #1654Tristan Gingold2021-08-301-110/+106
* vhdl and psl: parse sync_abort and async_abort. For #1654Tristan Gingold2021-08-301-107/+133
* vhdl: remove iir_kind_anonymous_signal_declaration (now unused)Tristan Gingold2021-08-241-203/+181
* vhdl: introduce iir_kind_association_element_by_nameTristan Gingold2021-08-061-299/+329
* vhdl-nodes: remove Identifier from Psl_Default_ClockTristan Gingold2021-06-301-101/+98
* vhdl: remove unused Get/Set_Alias_DeclarationTristan Gingold2021-05-161-94/+68
* vhdl: add Iir_Kind_Foreign_ModuleTristan Gingold2021-04-051-317/+366
* vhdl-nodes.ads: reorder fields of block_configuration to match grammarTristan Gingold2021-02-201-1/+1
* Add support for PSL onehot/onehot0 functions (#1633)T. Meissner2021-02-091-116/+136
* update license headersumarcor2021-01-141-11/+9
* vhdl: fix reprint of vhdl08 array element constraints.Tristan Gingold2021-01-051-255/+285
* vhdl: handle locally static attributes on entity/architecture/configurationsTristan Gingold2020-12-081-266/+283
* vhdl: analyze subprogram instantiations. WIP. For #1470Tristan Gingold2020-09-261-203/+215
* vhdl: parse subprogram instantiations. For #1470Tristan Gingold2020-09-241-201/+259
* vhdl: parse and analyze force/release signal assignment statements.Tristan Gingold2020-08-011-85/+189
* vhdl: adjust hanlding of guard signals for translate.Tristan Gingold2020-07-251-191/+193
* vhdl: replace base_type with parent_type in nodesTristan Gingold2020-07-221-355/+329
* vhdl: fix ownership for recors subtypes.Tristan Gingold2020-07-181-269/+273
* vhdl-nodes: make Subtype_Indication Maybe_Ref. For #641Tristan Gingold2020-06-301-221/+241
* vhdl-nodes: add Open_Flag to all generic interfaces.Tristan Gingold2020-06-261-189/+204
* vhdl: create default configuration for a vunit. Fix #1372Tristan Gingold2020-06-151-226/+251
* Synthesis of PSL prev function.Tristan Gingold2020-06-021-132/+140
* vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662Tristan Gingold2020-06-021-115/+214
* vhdl-nodes: use a flag field for direction.Tristan Gingold2020-05-201-1/+1
* vhdl: allow attribute specifications in protected types. For #1252Tristan Gingold2020-04-201-252/+256
* types: introduce Direction_Type, which replaces Iir_Direction.Tristan Gingold2020-04-201-25/+25
* vhdl: add scalar_size. Size of scalar types is computed during analysis.Tristan Gingold2020-04-061-240/+286
* synthesis: add option --vendor-library= for synthesis.Tristan Gingold2020-03-101-210/+225
* ams-vhdl: add support for 'delayed for quantity.Tristan Gingold2019-12-311-25/+45
* ams-vhdl: handle zoh, ltf and ztf attributes.Tristan Gingold2019-12-311-29/+119
* ams-vhdl: add simultaneous null statement.Tristan Gingold2019-12-301-87/+123
* ams-vhdl: improve error recoveryTristan Gingold2019-12-301-1/+2
* ams-vhdl: analyze, canon and print simultaneous procedural statements.Tristan Gingold2019-12-301-86/+92
* ams-vhdl: fix tree consistency for terminal declaration.Tristan Gingold2019-12-301-1/+1
* ams-vhdl: check nature for record natures and terminals.Tristan Gingold2019-12-301-225/+247
* vhdl-ams: fix tree consistency for subnature declaration.Tristan Gingold2019-12-291-1/+1
* vhdl: improve support of AMS-vhdl (array and record natures, source quantities)Tristan Gingold2019-12-281-379/+1315
* vhdl: add Has_Delay_Machanism for optional 'inertial' printing.Tristan Gingold2019-12-261-91/+121
* vhdl: allow attributes in vunit declarations.Tristan Gingold2019-10-301-197/+203
* vhdl: add exit/next flags.Tristan Gingold2019-09-181-63/+107
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-07 20:43:34 +0000