index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
vhdl
/
vhdl-elocations.ads
Commit message (
Expand
)
Author
Age
Files
Lines
*
vhdl: add iir_kind_package_instantiation_body
Tristan Gingold
2023-03-22
1
-0
/
+2
*
vhdl: add iir_kind_psl_boolean_parameter node. For #2178
Tristan Gingold
2022-08-15
1
-0
/
+2
*
vhdl: add support for file subtype. Fix #2174
Tristan Gingold
2022-08-11
1
-0
/
+2
*
vhdl-nodes: renaming.
Tristan Gingold
2022-07-21
1
-1
/
+1
*
vhdl: add suspend state pseudo decl and stmt. WIP.
Tristan Gingold
2022-05-17
1
-0
/
+3
*
vhdl: Iir_Kind_Foreign_Module is now a library unit
Tristan Gingold
2021-11-09
1
-0
/
+2
*
vhdl: parse PSL inherit spec. For #1899
Tristan Gingold
2021-11-04
1
-0
/
+2
*
vhdl: remove iir_kind_anonymous_signal_declaration (now unused)
Tristan Gingold
2021-08-24
1
-2
/
+0
*
vhdl: introduce iir_kind_association_element_by_name
Tristan Gingold
2021-08-06
1
-0
/
+1
*
vhdl: add Iir_Kind_Foreign_Module
Tristan Gingold
2021-04-05
1
-0
/
+2
*
Add support for PSL onehot/onehot0 functions (#1633)
T. Meissner
2021-02-09
1
-0
/
+2
*
update license headers
umarcor
2021-01-14
1
-11
/
+9
*
vhdl: parse subprogram instantiations. For #1470
Tristan Gingold
2020-09-24
1
-0
/
+3
*
vhdl: parse and analyze force/release signal assignment statements.
Tristan Gingold
2020-08-01
1
-0
/
+3
*
vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662
Tristan Gingold
2020-06-02
1
-0
/
+4
*
ams-vhdl: add support for 'delayed for quantity.
Tristan Gingold
2019-12-31
1
-0
/
+1
*
ams-vhdl: handle zoh, ltf and ztf attributes.
Tristan Gingold
2019-12-31
1
-0
/
+3
*
ams-vhdl: add simultaneous null statement.
Tristan Gingold
2019-12-30
1
-0
/
+2
*
vhdl: improve support of AMS-vhdl (array and record natures, source quantities)
Tristan Gingold
2019-12-28
1
-1
/
+51
*
vhdl: parse verification unit (WIP).
Tristan Gingold
2019-08-17
1
-0
/
+2
*
vhdl: declare verification units (WIP).
Tristan Gingold
2019-08-16
1
-0
/
+4
*
Add support for PSL assumptions, used in formal verification (#880)
Pepijn de Vos
2019-08-07
1
-1
/
+2
*
vhdl: rename Cover_Statement to Cover_Directive.
Tristan Gingold
2019-07-04
1
-1
/
+1
*
vhdl: parse and analyze restrict directive.
Tristan Gingold
2019-07-04
1
-0
/
+1
*
vhdl: add anonymous_signal_declaration.
Tristan Gingold
2019-07-03
1
-0
/
+2
*
vhdl: add hook on free_node, automatically free
Tristan Gingold
2019-05-22
1
-4
/
+0
*
vhdl: rename iirs to vhdl.nodes
Tristan Gingold
2019-05-05
1
-1
/
+1
*
vhdl: move elocations* packages to vhdl children.
Tristan Gingold
2019-05-05
1
-0
/
+699