aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/vhdl-canon.adb
Commit message (Expand)AuthorAgeFilesLines
* vhdl-canon: canon generic associations for subprogram instantiations.Tristan Gingold2020-09-281-1/+6
* vhdl: analyze subprogram instantiations. WIP. For #1470Tristan Gingold2020-09-261-6/+9
* vhdl-canon: minor cleanup.Tristan Gingold2020-08-081-57/+0
* vhdl: renaming in vhdl-canon.Tristan Gingold2020-08-081-182/+195
* vhdl: check missing association to generics. Fix #1379Tristan Gingold2020-06-261-0/+9
* vhdl: create default configuration for a vunit. Fix #1372Tristan Gingold2020-06-151-158/+190
* vhdl: analyze and synth concurrent statements in vunit. Fix #1366Tristan Gingold2020-06-121-7/+12
* psl: keep denoting names in the PSL ast.Tristan Gingold2020-03-131-1/+2
* synth: simplify support of inertial associations.Tristan Gingold2020-01-091-1/+1
* ams-vhdl: add simultaneous null statement.Tristan Gingold2019-12-301-4/+23
* ams-vhdl: analyze, canon and print simultaneous procedural statements.Tristan Gingold2019-12-301-0/+11
* vhdl-ams: fix tree consistency for subnature declaration.Tristan Gingold2019-12-291-1/+2
* vhdl: improve support of AMS-vhdl (array and record natures, source quantities)Tristan Gingold2019-12-281-2/+148
* vhdl: allow attributes in vunit declarations.Tristan Gingold2019-10-301-1/+3
* vhdl-canon: handle simple signal assignment in vunits.Tristan Gingold2019-10-251-273/+272
* vhdl-canon: extract canon_concurrent_label.Tristan Gingold2019-10-251-20/+25
* vhdl-canon: handle some declarations in vunits.Tristan Gingold2019-10-231-2/+18
* vhdl: Add the implicit [*] at start of PSL cover sequence.Tristan Gingold2019-10-151-0/+7
* vhdl: handle cover and restrict within vunit.Tristan Gingold2019-10-151-0/+4
* vhdl: renames Conditional_Expression to Conditional_Expression_Chain.Tristan Gingold2019-09-021-1/+1
* vhdl: handle assume in verification units.Tristan Gingold2019-08-201-0/+2
* synth: handle verification units.Tristan Gingold2019-08-201-31/+57
* vhdl: parse verification unit (WIP).Tristan Gingold2019-08-171-0/+2
* vhdl: improve reprint of inertial association.Tristan Gingold2019-08-111-27/+37
* Add support for PSL assumptions, used in formal verification (#880)Pepijn de Vos2019-08-071-1/+2
* vhdl: cleanup in clear_instantiation_configuration.Tristan Gingold2019-07-131-2/+2
* vhdl: minor reformating.Tristan Gingold2019-07-111-3/+3
* vhdl: rename Cover_Statement to Cover_Directive.Tristan Gingold2019-07-041-1/+1
* vhdl: parse and analyze restrict directive.Tristan Gingold2019-07-041-14/+26
* vhdl: add anonymous_signal_declaration.Tristan Gingold2019-07-031-13/+61
* vhdl: renames disp_vhdl to printsTristan Gingold2019-05-301-2/+2
* psl: add psl-types, psl-nodes_priv.Tristan Gingold2019-05-101-0/+1
* Extract psl-errors from errorout.Tristan Gingold2019-05-101-1/+2
* vhdl: extract vhdl.errors from errorout.Tristan Gingold2019-05-081-0/+1
* vhdl: remove too strict assertion in canon. Fix #816Tristan Gingold2019-05-071-11/+3
* vhdl-nodes_utils: renaming.Tristan Gingold2019-05-071-13/+13
* vhdl: renames iir_chains to vhdl.nodes_utils. Remove iir_chain_handling.Tristan Gingold2019-05-061-11/+12
* vhdl: move iirs_utils to vhdl.utilsTristan Gingold2019-05-061-1/+1
* vhdl: move sem* packages to vhdl children.Tristan Gingold2019-05-051-3/+3
* vhdl: move canon to a vhdl child package.Tristan Gingold2019-05-051-0/+3290