| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | ownership: fix ghdlsimul | Tristan Gingold | 2016-12-12 | 1 | -2/+2 |
| * | simulation: reuse Mode_Signal_Type from grt.types. | Tristan Gingold | 2016-03-10 | 1 | -29/+13 |
| * | elaboration: use std_time to represent time in signal table. | Tristan Gingold | 2016-03-10 | 1 | -5/+4 |
| * | Refactoring in simulate in order to link with ortho. | Tristan Gingold | 2016-02-20 | 1 | -0/+1141 |
