Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | simul: handle vhdl 2008. | Tristan Gingold | 2016-02-06 | 1 | -2/+15 |
* | simul: preliminary work for environments. | Tristan Gingold | 2016-01-27 | 1 | -23/+26 |
* | simul: fix attribute specification, noop type conversion, indiv sig assoc. | Tristan Gingold | 2016-01-26 | 1 | -4/+9 |
* | simul: fix various issues. | Tristan Gingold | 2016-01-24 | 1 | -2/+2 |
* | ghdl_simul debugger: handle break on operator, handle end of file. | Tristan Gingold | 2015-12-03 | 1 | -1/+1 |
* | Fix build of ghdl_simul (WIP). | Tristan Gingold | 2015-01-16 | 1 | -1/+0 |
* | Move translate and simulate. | Tristan Gingold | 2014-11-05 | 1 | -0/+1066 |