aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/simulate/annotations.adb
Commit message (Expand)AuthorAgeFilesLines
* Update simulate.Tristan Gingold2017-11-081-14/+11
* simulate: reorder block list, support Concurrent_Simple_Signal_AssignmentTristan Gingold2017-01-311-0/+5
* Fix ghdlsimul build.Tristan Gingold2017-01-311-3/+4
* simulation: remove sim_be after previous code factorization.Tristan Gingold2016-10-151-5/+14
* Rework AST to setup ownership and reference policy.Tristan Gingold2016-10-111-2/+1
* Rewrite most of error and warning messages.Tristan Gingold2016-08-021-1/+2
* simulation: remove unused kind_range.Tristan Gingold2016-03-291-7/+0
* simul: preliminary work to support PSL.Tristan Gingold2016-02-141-2/+16
* simul: add support of e8.Tristan Gingold2016-02-101-13/+20
* simul: handle vhdl 2008.Tristan Gingold2016-02-061-43/+73
* simul: support of package instantiation.Tristan Gingold2016-02-061-4/+32
* simul: use Tables instead of GNAT.TableTristan Gingold2016-01-271-4/+3
* simul: handle declarations in configuration.Tristan Gingold2016-01-271-9/+12
* simul: fix attribute specification, noop type conversion, indiv sig assoc.Tristan Gingold2016-01-261-0/+2
* simulate: fix handling of deferred constants.Tristan Gingold2016-01-191-3/+1
* Adjust simulation after sigptr changes.Tristan Gingold2015-12-191-5/+4
* simulation: use invalid_instance_slot instead of 0.Tristan Gingold2015-01-241-3/+3
* Simulation: renaming.Tristan Gingold2015-01-231-71/+72
* simulation: rework scope_level.Tristan Gingold2015-01-231-79/+84
* Style fixes.Tristan Gingold2015-01-181-1/+2
* Fix build of ghdl_simul (WIP).Tristan Gingold2015-01-161-29/+47
* Move translate and simulate.Tristan Gingold2014-11-051-0/+1236