index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
synth
Commit message (
Expand
)
Author
Age
Files
Lines
*
synth: improve support of PSL endpoints
Tristan Gingold
2023-01-11
3
-3
/
+6
*
synth: avoid a crash on very large object types
Tristan Gingold
2023-01-11
1
-0
/
+3
*
synth: check float ranges in subtype conversion
Tristan Gingold
2023-01-11
3
-2
/
+25
*
synth: add a check for v87 concatenations
Tristan Gingold
2023-01-11
1
-1
/
+6
*
synth: support constant declarations in protected types
Tristan Gingold
2023-01-11
1
-0
/
+1
*
synth: handle file subtype
Tristan Gingold
2023-01-11
2
-1
/
+9
*
simul: improve support of psl in debugger
Tristan Gingold
2023-01-11
1
-0
/
+3
*
synth: allow file declaration in protected objects
Tristan Gingold
2023-01-11
1
-1
/
+2
*
elab-vhdl_files: remove incorrect assertion
Tristan Gingold
2023-01-11
1
-1
/
+0
*
simul: improve assertion messages for psl
Tristan Gingold
2023-01-11
1
-23
/
+30
*
synth: avoid a crash after error on signal association
Tristan Gingold
2023-01-11
1
-2
/
+6
*
synth: also elaborate dependencies of configurations
Tristan Gingold
2023-01-11
1
-0
/
+4
*
synth: fix memory allocation in predefined function calls
Tristan Gingold
2023-01-10
3
-1
/
+8
*
synth: adjust unshare_type for unbounded composite types
Tristan Gingold
2023-01-10
1
-4
/
+14
*
synth: check rem/mod by 0
Tristan Gingold
2023-01-10
1
-2
/
+14
*
synth: handle indexes in arrays conversion
Tristan Gingold
2023-01-10
4
-15
/
+83
*
synth: add comments, minor rewrite
Tristan Gingold
2023-01-10
2
-2
/
+5
*
synth: also fix #2299
Tristan Gingold
2023-01-10
1
-3
/
+6
*
synth-vhdl_aggr: optimize common aggregate
Tristan Gingold
2023-01-10
1
-11
/
+30
*
Dot output ports (#2305)
cderrien
2023-01-10
1
-53
/
+127
*
synth: always create shared variables
Tristan Gingold
2023-01-09
2
-13
/
+20
*
synth: improve support of individual association for subprograms
Tristan Gingold
2023-01-09
1
-1
/
+2
*
synth-vhdl_aggr: improve support of very large aggregates
Tristan Gingold
2023-01-09
1
-1
/
+2
*
synth: improve support of subtype attribute
Tristan Gingold
2023-01-09
1
-4
/
+4
*
elab-vhdl_expr(exec_name_subtype): handle image attribute
Tristan Gingold
2023-01-09
1
-0
/
+8
*
synth: handle stop/finish without status
Tristan Gingold
2023-01-09
1
-1
/
+3
*
synth: fix handle of array attributes
Tristan Gingold
2023-01-09
1
-7
/
+6
*
synth-vhdl_stmts: handle indexes in image attribute
Tristan Gingold
2023-01-09
1
-5
/
+8
*
synth: handle subtype attribute in type prefixes.
Tristan Gingold
2023-01-09
3
-12
/
+21
*
synth: fix handling of extended enumeration identifiers.
Tristan Gingold
2023-01-09
1
-1
/
+24
*
synth: fix handling of formal slices in individual associations
Tristan Gingold
2023-01-09
1
-2
/
+4
*
synth: allow finalization of protected bodies
Tristan Gingold
2023-01-09
1
-0
/
+2
*
synth: rework value attribute
Tristan Gingold
2023-01-09
3
-108
/
+173
*
synth: handle value attribute for physical types
Tristan Gingold
2023-01-06
1
-0
/
+73
*
synth: use same error message for null access as simulation
Tristan Gingold
2023-01-06
2
-2
/
+2
*
elab-vhdl_debug: makes work and std visible
Tristan Gingold
2023-01-05
1
-4
/
+17
*
synth: handle generic mapped packages
Tristan Gingold
2023-01-05
2
-2
/
+10
*
elab-debugger: fix crash on backtrace in concurrent statement
Tristan Gingold
2023-01-05
1
-2
/
+4
*
synth-vhdl_decls: manually elaborate protected type body
Tristan Gingold
2023-01-04
2
-6
/
+27
*
synth: detect null access dereference, fix offset.
Tristan Gingold
2023-01-04
2
-4
/
+19
*
elab-vhdl_debug: avoid a crash on error in print
Tristan Gingold
2023-01-04
1
-5
/
+9
*
elab-vhdl_debug: handle protected type body, nested packages
Tristan Gingold
2023-01-04
1
-5
/
+11
*
elab-vhdl_debug: add pheap command, improve access display
Tristan Gingold
2023-01-04
1
-1
/
+32
*
elab-debugger: improve backtrace, source display
Tristan Gingold
2023-01-04
1
-6
/
+19
*
synth-ieee-numeric_std: avoid a crash on mul with meta-values
Tristan Gingold
2023-01-04
1
-19
/
+29
*
synth: check length of selector in case statement
Tristan Gingold
2023-01-04
1
-0
/
+4
*
synth: fix handling of target aggregate in conditional variable assignment
Tristan Gingold
2023-01-04
1
-3
/
+4
*
simul: handle force/release signal assignments
Tristan Gingold
2023-01-03
1
-1
/
+3
*
synth: handle more 2008 aggregates
Tristan Gingold
2023-01-03
3
-11
/
+43
*
synth-vhdl_aggr: minor renaming
Tristan Gingold
2023-01-03
1
-8
/
+9
[next]