aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Expand)AuthorAgeFilesLines
* synth-vhdl_eval: handle more operationsTristan Gingold2022-06-053-2/+41
* synth-ieee-numeric_std: fix handling of X for negationTristan Gingold2022-06-051-18/+20
* synth-vhdl_eval: handle find_leftmost and find_rightmostTristan Gingold2022-06-053-0/+55
* synth-vhdl_expr: adjust max computation for memidx. Fix #2073Tristan Gingold2022-06-052-3/+3
* synth-vhdl_decls: fix subtype conversion for variable default value.Tristan Gingold2022-06-041-1/+1
* synth-vhdl_eval: handle minmaxTristan Gingold2022-06-043-178/+295
* synth-vhdl_expr: do not abort on array subtype conversionTristan Gingold2022-06-042-1/+6
* elab-vhdl_debug: add print commandTristan Gingold2022-06-044-2/+306
* synth-vhdl_eval: handle more operators (nand, nor, xnor)Tristan Gingold2022-06-042-0/+54
* synth-vhdl_eval: add support for more operators.Tristan Gingold2022-06-043-24/+121
* synth-vhdl_eval: handle rotationsTristan Gingold2022-06-043-1/+55
* elab-vhdl_types: handle array attributes on function callTristan Gingold2022-06-042-0/+9
* synth-vhdl_eval: handle more operations, fix resize corner caseTristan Gingold2022-06-032-24/+74
* synth-vhdl_eval: handle more operationsTristan Gingold2022-06-033-4/+384
* elab-debugger: remove duplicate flagTristan Gingold2022-06-033-8/+6
* synth: handle file flush procedureTristan Gingold2022-06-013-0/+18
* synth-vhdl_eval: complete vector reduce operationsTristan Gingold2022-05-311-7/+21
* synth-vhdl_eval: handle shift and rotationsTristan Gingold2022-05-311-6/+29
* synth-vhdl_eval: handle vector match, numeric_bit.to_unsignedTristan Gingold2022-05-312-7/+73
* synth-vhdl_stmts: do not convert out variable on callTristan Gingold2022-05-311-3/+8
* synth-vhdl_stmts: export Synth_Subprogram_Back_AssociationTristan Gingold2022-05-312-7/+15
* synth-vhdl_static_proc: handle write_realTristan Gingold2022-05-311-0/+32
* synth-vhdl_eval: handle more operations (to_string, match)Tristan Gingold2022-05-312-23/+229
* synth-vhdl_eval: handle more operatorsTristan Gingold2022-05-303-26/+402
* synth-vhdl_static_proc: add hook for std.env.finishTristan Gingold2022-05-302-0/+12
* synth-vhdl_oper: add hooks for bit edgeTristan Gingold2022-05-302-0/+15
* vhdl-nodes: move maximum/minimum out of predefined operator rangeTristan Gingold2022-05-302-37/+40
* elab-vhdl_objtypes: bit and logic types also have a rangeTristan Gingold2022-05-302-6/+13
* synth-vhdl_eval: handle more operationsTristan Gingold2022-05-293-17/+210
* synth-vhdl_eval: handle resolution_limitTristan Gingold2022-05-291-0/+3
* elab-debugger: export more subprogramsTristan Gingold2022-05-291-0/+6
* synth-vhdl_stmts: export two procedures, adjust assertion messageTristan Gingold2022-05-292-5/+10
* synth-vhdl_oper: add hook for falling edge, handle aliases.Tristan Gingold2022-05-293-3/+13
* synth-vhdl_eval: handle more operationsTristan Gingold2022-05-291-0/+30
* elab-vhdl_objtypes: add unshare with areapoolTristan Gingold2022-05-292-0/+13
* synth: handle suspend state declaration and statementTristan Gingold2022-05-272-0/+16
* elab-debugger: add Debug_TimeTristan Gingold2022-05-272-1/+16
* elab-vhdl_debug: handle records in disp_memtyp.Tristan Gingold2022-05-272-4/+32
* elab-vhdl_objtypes: add Create_Memory_U32 (for states)Tristan Gingold2022-05-272-3/+19
* vhdl-canon: add Canon_Add_Suspend_StateTristan Gingold2022-05-261-0/+6
* synth: move procedure call copyback values in contextTristan Gingold2022-05-253-79/+82
* vhdl: move Is_Copyback_Parameter to vhdl-utilsTristan Gingold2022-05-251-12/+2
* synth: add value_dyn_alias in elab-vhdl_valuesTristan Gingold2022-05-258-72/+203
* elab-vhdl_objtypes: use value_offsets for record elements offset.Tristan Gingold2022-05-2412-56/+52
* synth-vhdl_stmts: minor refactoringTristan Gingold2022-05-241-12/+23
* synth-vhdl_eval: handle element-element concatenationTristan Gingold2022-05-241-0/+18
* elab-vhdl_values-debug: slightly improve outputTristan Gingold2022-05-241-2/+6
* synth-vhdl_stmts: rework synth_subprogram_associationTristan Gingold2022-05-231-35/+35
* synth-vhdl_oper: add an hook for rising_edgeTristan Gingold2022-05-233-4/+13
* elab-vhdl_objtypes: replace Is_Synth by WkindTristan Gingold2022-05-223-23/+40
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-24 06:33:30 +0000