Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | vhdl: rename iirs to vhdl.nodes | Tristan Gingold | 2019-05-05 | 1 | -1/+1 |
* | Create the simul.ads package (for a namespace). | Tristan Gingold | 2017-11-24 | 1 | -2/+2 |
* | simulation: refactoring (move block_instance to iir_values). | Tristan Gingold | 2017-11-24 | 1 | -2/+0 |
* | Add netlist generation infrastructure. | Tristan Gingold | 2017-01-31 | 1 | -0/+120 |