aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-values.ads
Commit message (Collapse)AuthorAgeFilesLines
* synth: renames Is_Const to Is_Static.Tristan Gingold2019-11-131-2/+3
|
* synth: add support for file declarations.Tristan Gingold2019-11-131-1/+3
|
* synth-stmts: return sub arrays/records forTristan Gingold2019-11-121-2/+2
|
* synth: initial support for file types. For #1004Tristan Gingold2019-11-111-1/+14
|
* synth: initial support of access type. For #1004Tristan Gingold2019-11-111-1/+17
|
* synth-value: export get_bound_length.Tristan Gingold2019-11-041-0/+3
|
* synth: add value_const.Tristan Gingold2019-10-201-3/+20
|
* synth: remove unused wlen field of bound_type.Tristan Gingold2019-10-031-4/+1
|
* synth: improve support of arrays or arrays. Fix #955Tristan Gingold2019-10-011-1/+3
|
* synth: check matching bounds for array equality. Fix #947Tristan Gingold2019-09-301-0/+2
|
* synth: special handling of 'const' functions.Tristan Gingold2019-09-301-0/+3
|
* synth: refactoring of alias (allow alias of anything).Tristan Gingold2019-09-301-2/+2
|
* synth: introduce type_logicTristan Gingold2019-09-291-1/+5
|
* synth: introduce type_unbounded_vector.Tristan Gingold2019-09-221-0/+4
|
* synth: remove value_mux2.Tristan Gingold2019-09-181-10/+0
|
* synth: fold addition on constant nets.Tristan Gingold2019-09-171-1/+3
|
* synth: extract synth-oper from synth-exprTristan Gingold2019-09-121-0/+3
|
* synth: improve support of return statement.Tristan Gingold2019-09-111-0/+2
|
* synth: introduce slice type.Tristan Gingold2019-09-111-0/+7
|
* synth: Add width field in type_type record.Tristan Gingold2019-09-111-3/+6
|
* synth: handle alias (WIP, read only).Tristan Gingold2019-09-111-1/+10
|
* synth: handle const record aggregates.Tristan Gingold2019-09-051-4/+9
|
* synth: add value_const_array.Tristan Gingold2019-09-051-1/+9
|
* synth: add support for record types.Tristan Gingold2019-08-291-5/+16
| | | | (WIP: need to fix regression of stmt01).
* synth: add support for memories.Tristan Gingold2019-07-291-2/+10
|
* synth: remove extract_bound (trivial).Tristan Gingold2019-07-281-2/+0
|
* synth: unconstrained arrays.Tristan Gingold2019-07-281-0/+7
|
* synth: preliminary support of dynamic indexing.Tristan Gingold2019-07-281-84/+111
|
* synth: rework range.Tristan Gingold2019-07-261-0/+6
|
* synth: preliminary support of integer subtypes.Tristan Gingold2019-07-261-0/+2
|
* synth: fix aggregate vectorize direction.Tristan Gingold2019-07-201-0/+1
|
* synth: handle instantiation (WIP)Tristan Gingold2019-07-101-0/+2
|
* synth: handle slice assignment.Tristan Gingold2019-06-251-0/+1
|
* synth: remove unused Value_Logic.Tristan Gingold2019-06-231-7/+0
|
* synth: handle more predefined functions.Tristan Gingold2019-06-231-1/+6
|
* synth: get rid of execution and elaboration.Tristan Gingold2019-06-191-25/+104
|
* synth: support conditional signal assignments.Tristan Gingold2019-06-081-0/+10
|
* synth: add comments and refactoring.Tristan Gingold2019-06-071-19/+18
|
* vhdl: rename iirs to vhdl.nodesTristan Gingold2019-05-051-1/+1
|
* Create the simul.ads package (for a namespace).Tristan Gingold2017-11-241-2/+2
|
* simulation: refactoring (move block_instance to iir_values).Tristan Gingold2017-11-241-2/+0
|
* Add netlist generation infrastructure.Tristan Gingold2017-01-311-0/+120