index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
synth
/
synth-stmts.ads
Commit message (
Expand
)
Author
Age
Files
Lines
*
synth: rework static calls and loops. Fix #1034.
Tristan Gingold
2019-11-27
1
-30
/
+49
*
synth: revert patch on synth_subprogram_association.
Tristan Gingold
2019-10-06
1
-2
/
+0
*
synth: handle subtypes in components. Fix #970
Tristan Gingold
2019-10-06
1
-0
/
+2
*
synth: factorize code to read memories.
Tristan Gingold
2019-10-04
1
-0
/
+7
*
synth: replace memidx2 by addidx; handle some 2d arrays.
Tristan Gingold
2019-10-03
1
-0
/
+2
*
synth: refactoring of alias (allow alias of anything).
Tristan Gingold
2019-09-30
1
-1
/
+1
*
synth: finalize declarations and free wires.
Tristan Gingold
2019-09-27
1
-0
/
+3
*
synth: handle exit/next statements.
Tristan Gingold
2019-09-22
1
-0
/
+28
*
synth: remove T_En from Seq_Context.
Tristan Gingold
2019-09-21
1
-9
/
+1
*
synth: improve support of return statement.
Tristan Gingold
2019-09-11
1
-4
/
+7
*
synth: introduce Seq_Context.
Tristan Gingold
2019-09-11
1
-0
/
+25
*
synth: move synth_user_function_call to synth-stmts.
Tristan Gingold
2019-09-11
1
-2
/
+2
*
synth: handle alias (WIP, read only).
Tristan Gingold
2019-09-11
1
-0
/
+7
*
synth: handle verification units.
Tristan Gingold
2019-08-20
1
-0
/
+3
*
synth: handle subtype conversions.
Tristan Gingold
2019-08-05
1
-1
/
+2
*
synth: preliminary support of dynamic indexing.
Tristan Gingold
2019-07-28
1
-2
/
+2
*
synth: handle choices by range in aggregates.
Tristan Gingold
2019-07-15
1
-0
/
+6
*
synth: handle instantiation (WIP)
Tristan Gingold
2019-07-10
1
-0
/
+5
*
synth: handle simple user function calls.
Tristan Gingold
2019-07-06
1
-0
/
+3
*
synth: handle more predefined functions.
Tristan Gingold
2019-06-23
1
-0
/
+5
*
synth-stmts: handle enumeration type in case, renaming.
Tristan Gingold
2019-06-13
1
-1
/
+1
*
synth: support conditional signal assignments.
Tristan Gingold
2019-06-08
1
-1
/
+2
*
synth: add comments and refactoring.
Tristan Gingold
2019-06-07
1
-1
/
+1
*
vhdl: rename iirs to vhdl.nodes
Tristan Gingold
2019-05-05
1
-1
/
+1
*
Add netlist generation infrastructure.
Tristan Gingold
2017-01-31
1
-0
/
+27